{"id":"https://openalex.org/W1573696767","doi":"https://doi.org/10.1109/fpt.2003.1275795","title":"Compiling to FPGAs via an EPIC compiler's intermediate representation","display_name":"Compiling to FPGAs via an EPIC compiler's intermediate representation","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1573696767","doi":"https://doi.org/10.1109/fpt.2003.1275795","mag":"1573696767"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275795","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050870307","display_name":"Zhiguo Ge","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Zhiguo Ge","raw_affiliation_strings":["Department of Computer Science, National University of Singapore, Singapore","Department of Computer Science, National University of Singapore, Singapore,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore,","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020590028","display_name":"Jirong Liao","orcid":null},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Jirong Liao","raw_affiliation_strings":["Department of Computer Science, National University of Singapore, Singapore","Department of Computer Science, National University of Singapore, Singapore,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore,","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023989495","display_name":"Weng\u2010Fai Wong","orcid":"https://orcid.org/0000-0002-4281-2053"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Fai Wong","raw_affiliation_strings":["Department of Computer Science, National University of Singapore, Singapore","Department of Computer Science, National University of Singapore, Singapore,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore","institution_ids":["https://openalex.org/I165932596"]},{"raw_affiliation_string":"Department of Computer Science, National University of Singapore, Singapore,","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I165932596"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":null,"first_page":"431","last_page":"434"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8392170667648315},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7719880938529968},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6872373819351196},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5195432305335999},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5158509612083435},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.5114032626152039},{"id":"https://openalex.org/keywords/intermediate-language","display_name":"Intermediate language","score":0.49627095460891724},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4820155203342438},{"id":"https://openalex.org/keywords/epic","display_name":"EPIC","score":0.4597587287425995},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4484352469444275},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.43910273909568787},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4119046628475189},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.37151533365249634},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34047043323516846},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.21424460411071777},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11689546704292297},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.10166260600090027}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8392170667648315},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7719880938529968},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6872373819351196},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5195432305335999},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5158509612083435},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.5114032626152039},{"id":"https://openalex.org/C77660490","wikidata":"https://www.wikidata.org/wiki/Q244916","display_name":"Intermediate language","level":3,"score":0.49627095460891724},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4820155203342438},{"id":"https://openalex.org/C115519274","wikidata":"https://www.wikidata.org/wiki/Q267903","display_name":"EPIC","level":2,"score":0.4597587287425995},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4484352469444275},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.43910273909568787},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4119046628475189},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.37151533365249634},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34047043323516846},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.21424460411071777},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11689546704292297},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.10166260600090027},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275795","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275795","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W44516245","https://openalex.org/W1575115198","https://openalex.org/W1579143178","https://openalex.org/W1582825607","https://openalex.org/W1975085273","https://openalex.org/W2030922743","https://openalex.org/W2122712122","https://openalex.org/W2165099691","https://openalex.org/W4235386637","https://openalex.org/W6601865010"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W2109697164","https://openalex.org/W2543290882","https://openalex.org/W1528726807","https://openalex.org/W2121863986","https://openalex.org/W1964556228","https://openalex.org/W2152397470","https://openalex.org/W4246264663","https://openalex.org/W4399486446","https://openalex.org/W3047975009"],"abstract_inverted_index":{"The":[0,86,102],"increasing":[1],"density":[2],"and":[3,19,49,154],"speed":[4],"of":[5,34,74,109,113,150],"modern":[6],"field":[7],"programmable":[8],"gate":[9],"arrays":[10],"offer":[11],"the":[12,45,51,107,141,148,151,155],"reconfigurable":[13,142],"systems":[14],"using":[15],"them":[16],"greater":[17],"capability":[18],"flexibility,":[20],"in":[21],"particular":[22],"for":[23,79,96],"more":[24,40],"complex":[25],"computation.":[26],"However,":[27],"there":[28],"remains":[29],"a":[30,39,61,68,75],"very":[31],"important":[32],"problem":[33],"how":[35],"to":[36,43,59,65,127],"design":[37,52],"on":[38,157],"abstract":[41],"level":[42,63,132],"manage":[44],"vast":[46],"hardware":[47,66],"resource":[48,99],"shorten":[50],"time.":[53],"This":[54],"paper":[55],"presents":[56],"an":[57,93,97],"approach":[58],"compile":[60],"system":[62],"description":[64,135],"through":[67],"conventional":[69],"software":[70],"intermediate":[71,94,103,120],"representation":[72,95,104,121],"(IR)":[73],"state-of-the-art":[76],"optimizing":[77],"compiler":[78],"Explicitly":[80],"Parallel":[81],"Instruction":[82],"Computing":[83],"(EPIC)":[84],"processors.":[85],"front":[87],"end":[88],"compiles":[89],"C":[90],"programs":[91],"into":[92,140],"infinite":[98],"EPIC":[100],"processor.":[101],"contains":[105],"all":[106],"information":[108],"control":[110],"flow":[111],"graph":[112],"basic":[114],"blocks.":[115],"It":[116],"is":[117],"from":[118],"this":[119],"that":[122,136],"we":[123],"have":[124],"devised":[125],"means":[126],"generate":[128],"synthesizable":[129],"Register":[130],"Transfer":[131],"(RTL-level)":[133],"Verilog":[134],"can":[137],"be":[138],"mapped":[139],"HW":[143],"device.":[144],"We":[145],"will":[146],"describe":[147],"details":[149],"translation":[152],"process":[153],"performance":[156],"actual":[158],"FPGA":[159],"hardware.":[160]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}