{"id":"https://openalex.org/W1882251487","doi":"https://doi.org/10.1109/fpt.2003.1275793","title":"FPGA implementation of real-time image convolutions with three level of memory hierarchy","display_name":"FPGA implementation of real-time image convolutions with three level of memory hierarchy","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1882251487","doi":"https://doi.org/10.1109/fpt.2003.1275793","mag":"1882251487"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091116748","display_name":"Hongtu Jiang","orcid":null},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Hongtu Jiang","raw_affiliation_strings":["Digital ASIC Group, CCCD, Deparrment of Electroscience, Lund University, Sweden","Dept. Of Electrosci., Lund Univ., Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital ASIC Group, CCCD, Deparrment of Electroscience, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. Of Electrosci., Lund Univ., Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017806402","display_name":"Viktor \u00d6wall","orcid":"https://orcid.org/0000-0002-3368-1207"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"V. Owall","raw_affiliation_strings":["Digital ASIC Group, CCCD, Deparrment of Electroscience, Lund University, Sweden","Dept. Of Electrosci., Lund Univ., Sweden"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Digital ASIC Group, CCCD, Deparrment of Electroscience, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. Of Electrosci., Lund Univ., Sweden","institution_ids":["https://openalex.org/I187531555"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.69026462,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"424","last_page":"427"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.8547634482383728},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7858308553695679},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7793387174606323},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.7117573618888855},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6028000116348267},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5285082459449768},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46221110224723816},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.43341323733329773},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.42583978176116943},{"id":"https://openalex.org/keywords/hierarchy","display_name":"Hierarchy","score":0.41938620805740356},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4168490469455719},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4115694761276245},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3183434009552002}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.8547634482383728},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7858308553695679},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7793387174606323},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.7117573618888855},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6028000116348267},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5285082459449768},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46221110224723816},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.43341323733329773},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.42583978176116943},{"id":"https://openalex.org/C31170391","wikidata":"https://www.wikidata.org/wiki/Q188619","display_name":"Hierarchy","level":2,"score":0.41938620805740356},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4168490469455719},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4115694761276245},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3183434009552002},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2003.1275793","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275793","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},{"id":"pmh:oai:lup.lub.lu.se:ced43eb1-dd05-4969-8fe1-2bc2c8a69606","is_oa":false,"landing_page_url":"https://lup.lub.lu.se/record/612370","pdf_url":null,"source":{"id":"https://openalex.org/S4306400536","display_name":"Lund University Publications (Lund University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I187531555","host_organization_name":"Lund University","host_organization_lineage":["https://openalex.org/I187531555"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferencePaper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W756419439","https://openalex.org/W1881199358","https://openalex.org/W2069116245","https://openalex.org/W2158404994","https://openalex.org/W6622173756","https://openalex.org/W6667898281"],"related_works":["https://openalex.org/W2132808802","https://openalex.org/W2145523143","https://openalex.org/W2113480331","https://openalex.org/W3091730480","https://openalex.org/W2055979713","https://openalex.org/W2950074507","https://openalex.org/W2107267576","https://openalex.org/W2257508639","https://openalex.org/W2586378910","https://openalex.org/W4242735798"],"abstract_inverted_index":{"In":[0,74],"this":[1],"paper,":[2],"a":[3,76],"customized":[4],"image":[5],"convolution":[6],"processor":[7,33,45],"with":[8,54,84],"three":[9],"level":[10],"memory":[11,71],"hierarchy":[12,72],"is":[13,89],"implemented":[14],"on":[15],"Xilinx":[16],"VirtexE":[17],"FPGAs.":[18],"Due":[19],"to":[20,38,91],"its":[21],"fully":[22],"pipelined":[23],"datapath":[24],"for":[25],"calculations":[26,97],"and":[27,98],"streamlined":[28],"data":[29,99],"flow":[30],"architecture,":[31],"the":[32,35,51,94],"has":[34],"performance":[36,43],"close":[37],"that":[39],"of":[40,50,80],"TI":[41],"highest":[42],"C64x":[44],"at":[46],"less":[47],"than":[48],"1/8":[49],"clock":[52],"frequency":[53],"substantial":[55],"I/O":[56],"bandwidth":[57],"reductions.":[58],"Furthermore,":[59],"potential":[60],"power":[61],"savings":[62],"are":[63],"envisioned":[64],"in":[65,96],"future":[66],"ASIC":[67],"implementations":[68],"by":[69],"meaningful":[70],"explorations.":[73],"addition,":[75],"dedicated":[77],"controller":[78],"composed":[79],"Finite":[81],"State":[82],"Machine":[83],"incremental":[85],"branch":[86],"optimization":[87],"architecture":[88],"developed":[90],"control":[92],"all":[93],"operations":[95],"transfer.":[100]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}