{"id":"https://openalex.org/W1594845754","doi":"https://doi.org/10.1109/fpt.2003.1275777","title":"Reconfigurable parallel comparation architecture and its application to IP packet filters","display_name":"Reconfigurable parallel comparation architecture and its application to IP packet filters","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1594845754","doi":"https://doi.org/10.1109/fpt.2003.1275777","mag":"1594845754"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023744718","display_name":"Norihiro Aibe","orcid":"https://orcid.org/0000-0002-6595-0205"},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"N. Aibe","raw_affiliation_strings":["Graduate School, Doctoral Program, Systems & Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School, Doctoral Program, Systems & Information Engineering, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113460784","display_name":"M. Yasunaga","orcid":null},"institutions":[{"id":"https://openalex.org/I146399215","display_name":"University of Tsukuba","ror":"https://ror.org/02956yf07","country_code":"JP","type":"education","lineage":["https://openalex.org/I146399215"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Yasunaga","raw_affiliation_strings":["Institute of Information Sciences and Electronics, University of Tsukuba, Tsukuba, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Information Sciences and Electronics, University of Tsukuba, Tsukuba, Ibaraki, Japan","institution_ids":["https://openalex.org/I146399215"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I146399215"],"apc_list":null,"apc_paid":null,"fwci":0.412,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.50879145,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"363","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9689000248908997,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8262173533439636},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7969508171081543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7727245092391968},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5749768018722534},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.4864351749420166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47297966480255127},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.47257959842681885},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44646409153938293},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44294214248657227},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4327152371406555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.390783429145813},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11049026250839233},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09786361455917358}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8262173533439636},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7969508171081543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7727245092391968},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5749768018722534},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.4864351749420166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47297966480255127},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.47257959842681885},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44646409153938293},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44294214248657227},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4327152371406555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.390783429145813},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11049026250839233},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09786361455917358},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275777","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275777","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4399999976158142,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1503562643","https://openalex.org/W2133942869","https://openalex.org/W2913277331","https://openalex.org/W6630245695","https://openalex.org/W6680021064","https://openalex.org/W6758936696"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W1508867949","https://openalex.org/W3166559827","https://openalex.org/W4312455642","https://openalex.org/W2056115800","https://openalex.org/W1840554528","https://openalex.org/W2109107615","https://openalex.org/W3103981520","https://openalex.org/W2142497937","https://openalex.org/W1967938402"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"novel":[3],"architecture":[4],"for":[5,57,62],"variable":[6],"comparator":[7,27],"named":[8],"RPCA":[9],"(Reconfigurable":[10],"Parallel":[11],"Comparation":[12],"Architecture)":[13],"making":[14],"full":[15],"use":[16],"of":[17,20,55],"the":[18,23,37,68],"reconfigurability":[19],"FPGA.":[21],"In":[22],"RPCA,":[24],"an":[25],"appropriate":[26],"to":[28],"each":[29],"task":[30],"can":[31],"be":[32],"chosen":[33],"and":[34,47,52,60],"implemented":[35],"under":[36,67],"speed/data-size":[38,69],"tradeoff.":[39],"An":[40],"RPCA-based":[41],"pack-filter":[42],"prototype":[43],"using":[44],"XILINX":[45],"XCV300E-6PQ240C":[46],"RealTeK":[48],"RTL8201BL":[49],"is":[50],"developed":[51],"filtering":[53],"speed":[54],"120ns":[56],"128":[58],"IPs":[59,64],"1,360ns":[61],"2,048":[63],"are":[65],"obtained":[66],"trade-off.":[70]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}