{"id":"https://openalex.org/W1657311214","doi":"https://doi.org/10.1109/fpt.2003.1275745","title":"An architecture for asynchronous FPGAs","display_name":"An architecture for asynchronous FPGAs","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1657311214","doi":"https://doi.org/10.1109/fpt.2003.1275745","mag":"1657311214"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036951780","display_name":"Catherine G. Wong","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.G. Wong","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","Department of Computer Science California Institute of Technology  Pasadena, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"Department of Computer Science California Institute of Technology  Pasadena, CA USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113509326","display_name":"Alain J. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.J. Martin","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","Department of Computer Science California Institute of Technology  Pasadena, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"Department of Computer Science California Institute of Technology  Pasadena, CA USA","institution_ids":["https://openalex.org/I122411786"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102839904","display_name":"P. Thomas","orcid":"https://orcid.org/0009-0005-3248-3865"},"institutions":[{"id":"https://openalex.org/I122411786","display_name":"California Institute of Technology","ror":"https://ror.org/05dxps055","country_code":"US","type":"education","lineage":["https://openalex.org/I122411786"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Thomas","raw_affiliation_strings":["Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","Department of Computer Science California Institute of Technology  Pasadena, CA USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, California Institute of Technology, Pasadena, CA, USA","institution_ids":["https://openalex.org/I122411786"]},{"raw_affiliation_string":"Department of Computer Science California Institute of Technology  Pasadena, CA USA","institution_ids":["https://openalex.org/I122411786"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I122411786"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"170","last_page":"177"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.886305570602417},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7891318202018738},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7516493797302246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7379401326179504},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.6532794237136841},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5806388854980469},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5637112855911255},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5384128093719482},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5247031450271606},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4821012318134308},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.47854098677635193},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46649169921875},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4505489468574524},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4107488989830017},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39373713731765747},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3906865119934082},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13843277096748352},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.12979450821876526},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10606279969215393},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09899687767028809},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09060290455818176},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.06005990505218506}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.886305570602417},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7891318202018738},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7516493797302246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7379401326179504},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.6532794237136841},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5806388854980469},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5637112855911255},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5384128093719482},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5247031450271606},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4821012318134308},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.47854098677635193},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46649169921875},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4505489468574524},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4107488989830017},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39373713731765747},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3906865119934082},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13843277096748352},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.12979450821876526},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10606279969215393},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09899687767028809},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09060290455818176},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.06005990505218506},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpt.2003.1275745","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275745","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},{"id":"pmh:oai:authors.library.caltech.edu:27068","is_oa":false,"landing_page_url":"https://resolver.caltech.edu/CaltechCSTR:2003.006","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Report or Paper"},{"id":"pmh:oai:authors.library.caltech.edu:27070","is_oa":false,"landing_page_url":"https://resolver.caltech.edu/CaltechCSTR:2003.006a","pdf_url":null,"source":{"id":"https://openalex.org/S4306402161","display_name":"CaltechAUTHORS (California Institute of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122411786","host_organization_name":"California Institute of Technology","host_organization_lineage":["https://openalex.org/I122411786"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Report or Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1651903856","https://openalex.org/W2024688528","https://openalex.org/W2048762589","https://openalex.org/W2077534064","https://openalex.org/W2104105510","https://openalex.org/W2108454771","https://openalex.org/W2126142231","https://openalex.org/W2134829921","https://openalex.org/W2146127897","https://openalex.org/W2163782015","https://openalex.org/W2544832035","https://openalex.org/W4245439186","https://openalex.org/W6678663787","https://openalex.org/W6681989554"],"related_works":["https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W2014165129","https://openalex.org/W3022525969","https://openalex.org/W2466591189","https://openalex.org/W2376859467","https://openalex.org/W2519750906","https://openalex.org/W4389045693"],"abstract_inverted_index":{"We":[0],"present":[1],"an":[2],"architecture":[3],"for":[4],"a":[5,16],"quasi":[6],"delay-insensitive":[7],"asynchronous":[8,18],"field-programmable":[9],"gate":[10],"array.":[11],"The":[12],"logic":[13],"cell":[14],"is":[15],"complete":[17],"pipeline":[19],"stage,":[20],"and":[21],"the":[22,33],"interconnects":[23],"are":[24],"entirely":[25],"delay":[26],"insensitive,":[27],"eliminating":[28],"all":[29],"timing":[30],"issues":[31],"from":[32],"place-and-route":[34],"procedure.":[35]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}