{"id":"https://openalex.org/W1487603704","doi":"https://doi.org/10.1109/fpt.2003.1275743","title":"Placement and routing for FPGA architectures supporting wide shallow memories","display_name":"Placement and routing for FPGA architectures supporting wide shallow memories","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1487603704","doi":"https://doi.org/10.1109/fpt.2003.1275743","mag":"1487603704"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073263827","display_name":"Steve Oldridge","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.W. Oldridge","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S.J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.8273,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.66589576,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"161"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8227454423904419},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7478650808334351},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.7318865060806274},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7274079322814941},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.641372799873352},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6015738844871521},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.4802437126636505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4739491939544678},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.452495276927948},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37209534645080566},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1070387065410614}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8227454423904419},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7478650808334351},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.7318865060806274},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7274079322814941},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.641372799873352},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6015738844871521},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.4802437126636505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4739491939544678},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.452495276927948},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37209534645080566},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1070387065410614},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275743","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275743","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W7923187","https://openalex.org/W1524957862","https://openalex.org/W1972887087","https://openalex.org/W2024060531","https://openalex.org/W2089710952","https://openalex.org/W2139637699","https://openalex.org/W2155008270","https://openalex.org/W2156812473","https://openalex.org/W2167561823","https://openalex.org/W2169528473","https://openalex.org/W6600319678"],"related_works":["https://openalex.org/W2110265185","https://openalex.org/W3146360095","https://openalex.org/W2014521732","https://openalex.org/W3012528295","https://openalex.org/W2024574431","https://openalex.org/W2387100797","https://openalex.org/W2184011203","https://openalex.org/W1967938402","https://openalex.org/W2787072969","https://openalex.org/W2386041993"],"abstract_inverted_index":{"Today,":[0],"FPGAs":[1,106],"are":[2,124],"being":[3],"used":[4],"to":[5,20,36,54],"implement":[6],"large,":[7],"system-sized":[8],"circuits.":[9],"Systems":[10],"often":[11],"require":[12],"significant":[13],"memory":[14,53,115,121],"resources,":[15],"and":[16,57,69,89,111,127],"vendors":[17],"have":[18],"responded":[19],"these":[21,96,101],"needs":[22],"by":[23,48,59],"embedding":[24],"block":[25,51,109,120],"memories":[26,44,75,110],"onto":[27],"their":[28,131],"FPGAs.":[29],"In":[30,82],"we":[31,85],"presented":[32],"an":[33,46,93],"architecture":[34],"designed":[35],"efficiently":[37],"support":[38],"the":[39,60,73],"need":[40],"for":[41,92],"wide":[42,97],"shallow":[43,98],"on":[45],"FPGA":[47,64,94],"allowing":[49],"switch":[50,80,108,119],"configuration":[52],"be":[55],"read":[56],"written":[58],"user":[61],"circuit.":[62],"This":[63],"presents":[65],"a":[66,103],"unique":[67],"placement":[68],"routing":[70,77],"problem,":[71],"since":[72],"embedded":[74],"displace":[76],"resources":[78],"in":[79],"blocks.":[81],"this":[83],"paper,":[84],"present":[86],"novel":[87],"place":[88],"route":[90],"algorithms":[91],"containing":[95,107,113],"memories.":[99],"Using":[100],"tools,":[102],"comparison":[104],"between":[105],"those":[112],"standard":[114],"architectures":[116],"shows":[117],"that":[118],"based":[122],"solutions":[123],"22%":[125],"smaller":[126],"40%":[128],"faster,":[129],"despite":[130],"overhead.":[132]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}