{"id":"https://openalex.org/W2132798666","doi":"https://doi.org/10.1109/fpt.2003.1275737","title":"FPGA implementations of fast fourier transforms for real-time signal and image processing","display_name":"FPGA implementations of fast fourier transforms for real-time signal and image processing","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W2132798666","doi":"https://doi.org/10.1109/fpt.2003.1275737","mag":"2132798666"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065890325","display_name":"I.S. Uzun","orcid":"https://orcid.org/0000-0002-1261-0856"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"I.S. Uzun","raw_affiliation_strings":["School of Computer Science, The Queen's University of Belfast, Belfast, United Kingdom","Sch. of Comput. Sci., Queen's Univ. of Belfast, , UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The Queen's University of Belfast, Belfast, United Kingdom","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Queen's Univ. of Belfast, , UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033623398","display_name":"Ahmed Bouridane","orcid":"https://orcid.org/0000-0002-1474-2772"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A.A.A. Bouridane","raw_affiliation_strings":["School of Computer Science, The Queen's University of Belfast, Belfast, United Kingdom","Sch. of Comput. Sci., Queen's Univ. of Belfast, , UK"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, The Queen's University of Belfast, Belfast, United Kingdom","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Comput. Sci., Queen's Univ. of Belfast, , UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065890325"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":2.5238,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.89860856,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"41","issue":null,"first_page":"102","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9933000206947327,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8568565249443054},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.8346936702728271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7724429368972778},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5427617430686951},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.5299481153488159},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.450347363948822},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4218188226222992},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41674935817718506},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35336458683013916},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3478245735168457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3377673327922821},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3233976364135742},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20320230722427368},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16929760575294495},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.1213061511516571}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8568565249443054},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.8346936702728271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7724429368972778},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5427617430686951},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.5299481153488159},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.450347363948822},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4218188226222992},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41674935817718506},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35336458683013916},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3478245735168457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3377673327922821},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3233976364135742},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20320230722427368},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16929760575294495},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.1213061511516571},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275737","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275737","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1503048334","https://openalex.org/W1590360528","https://openalex.org/W2006724675","https://openalex.org/W2061171222","https://openalex.org/W2068515583","https://openalex.org/W2096070062","https://openalex.org/W2099490452","https://openalex.org/W2104865560","https://openalex.org/W2138571671","https://openalex.org/W2168353136","https://openalex.org/W3023411394","https://openalex.org/W6630066839","https://openalex.org/W6635555439","https://openalex.org/W6981165577"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2109284253"],"abstract_inverted_index":{"Applications":[0],"based":[1,138],"on":[2,92,139],"Fast":[3],"Fourier":[4],"Transform":[5],"(FFT)":[6],"such":[7],"as":[8,39,148],"signal":[9],"and":[10,62,85,95,107,126],"image":[11,153],"processing":[12],"require":[13],"high":[14,44,83],"computational":[15],"power,":[16],"plus":[17],"the":[18,28,68,71,79,93,103,116,140],"ability":[19],"to":[20,77],"experiment":[21],"with":[22],"algorithms.":[23],"Reconfigurable":[24],"hardware":[25],"devices":[26],"in":[27],"form":[29],"of":[30,42,67,70,82,87,97,105,119],"Field":[31],"Programmable":[32],"Gate":[33],"Arrays":[34],"(FPGAs)":[35],"have":[36,63],"been":[37],"proposed":[38],"a":[40,58,64,98,149],"way":[41],"obtaining":[43],"performance":[45,84,128],"at":[46,57],"an":[47,134],"economical":[48],"price.":[49],"At":[50],"present,":[51],"however,":[52],"users":[53],"must":[54],"program":[55],"FPGAs":[56],"very":[59],"low":[60],"level":[61],"detailed":[65],"knowledge":[66],"architecture":[69,145],"device":[72],"being":[73],"used.":[74],"To":[75],"try":[76],"reconcile":[78],"dual":[80],"requirements":[81],"ease":[86],"development,":[88],"this":[89],"paper":[90],"reports":[91],"design":[94],"realisation":[96],"High":[99],"Level":[100],"framework":[101],"for":[102,110,129,151],"implementation":[104,118],"1-D":[106],"2-D":[108,120,143],"FFTs":[109],"real-time":[111,127],"applications.":[112],"Results":[113],"show":[114],"that":[115],"parallel":[117,142],"FFT":[121,144],"achieves":[122],"virtually":[123],"linear":[124],"speed-up":[125],"large":[130],"matrix":[131],"sizes.":[132],"Finally,":[133],"FPGA-based":[135],"parametrisable":[136],"environment":[137],"developed":[141],"is":[146],"presented":[147],"solution":[150],"frequency-domain":[152],"filtering":[154],"application.":[155]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}