{"id":"https://openalex.org/W1544275318","doi":"https://doi.org/10.1109/fpt.2003.1275728","title":"High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based applications","display_name":"High resolution ADPLL frequency synthesizer for FPGA-and ASIC-based applications","publication_year":2004,"publication_date":"2004-06-30","ids":{"openalex":"https://openalex.org/W1544275318","doi":"https://doi.org/10.1109/fpt.2003.1275728","mag":"1544275318"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2003.1275728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021971743","display_name":"Riad Stefo","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Stefo","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076140851","display_name":"J\u00f6rg Schreiter","orcid":"https://orcid.org/0000-0001-9445-7084"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Schreiter","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014601177","display_name":"J.-U. Schl\u00fc\u00dfler","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J.-U. Schlussler","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Schuffny","raw_affiliation_strings":["Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Technology, Dresden University of Technology, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Dept. of Electr. Eng. & Inf. Technol., Dresden Univ. of Technol., Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.4137,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.53377803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"28","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9890000224113464,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6728134751319885},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6398202180862427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5885268449783325},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.5878340601921082},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5666295886039734},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.561079740524292},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5568985342979431},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4845978021621704},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.47225040197372437},{"id":"https://openalex.org/keywords/digitally-controlled-oscillator","display_name":"Digitally controlled oscillator","score":0.43338045477867126},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.4288506805896759},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38263627886772156},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3407321572303772},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.3349972367286682},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21614918112754822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1941319704055786},{"id":"https://openalex.org/keywords/variable-frequency-oscillator","display_name":"Variable-frequency oscillator","score":0.09587815403938293}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6728134751319885},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6398202180862427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5885268449783325},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.5878340601921082},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5666295886039734},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.561079740524292},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5568985342979431},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4845978021621704},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.47225040197372437},{"id":"https://openalex.org/C167872736","wikidata":"https://www.wikidata.org/wiki/Q5276224","display_name":"Digitally controlled oscillator","level":5,"score":0.43338045477867126},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.4288506805896759},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38263627886772156},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3407321572303772},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.3349972367286682},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21614918112754822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1941319704055786},{"id":"https://openalex.org/C120164764","wikidata":"https://www.wikidata.org/wiki/Q705396","display_name":"Variable-frequency oscillator","level":4,"score":0.09587815403938293},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2003.1275728","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2003.1275728","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1513086495","https://openalex.org/W1958637509","https://openalex.org/W2011931115","https://openalex.org/W2104362597","https://openalex.org/W2137120286","https://openalex.org/W2169762636","https://openalex.org/W2258919270","https://openalex.org/W2799067801","https://openalex.org/W6675817149"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2622028395","https://openalex.org/W2161572852","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W3035420365","https://openalex.org/W4200374561","https://openalex.org/W2798586687"],"abstract_inverted_index":{"A":[0],"hardware":[1],"implementation":[2],"of":[3,68,99,164],"an":[4],"ADPLL-based":[5],"clock":[6,21,142,170],"generator":[7],"is":[8,75,88,95,144,167],"presented.":[9],"The":[10,32,44,91,106,139,160],"digital":[11],"controlled":[12],"oscillator":[13],"(DCO)":[14],"used":[15],"in":[16,53,103,112],"the":[17,48,69,78,104,148,154,165],"ADPLL":[18,34,166],"generates":[19],"a":[20,24,29,36,40,100,113],"signal":[22],"with":[23],"high":[25],"frequency":[26,143],"resolution":[27],"and":[28,39,63,77,117,133,150],"small":[30],"jitter.":[31],"presented":[33,107],"has":[35,50,109,119],"fast":[37],"acquisition":[38],"large":[41],"pull-in":[42],"range.":[43],"whole":[45],"design":[46,92,108],"including":[47],"DCO":[49],"been":[51,110,120],"described":[52],"synthesizable":[54],"VHDL.":[55],"It":[56],"does":[57],"not":[58],"contain":[59],"library":[60],"specific":[61],"cells,":[62],"can":[64],"be":[65],"synthesized":[66,121],"independently":[67],"standard":[70,125,157],"cell":[71,126,158],"library.":[72],"Thus,":[73],"it":[74,83,118],"portable":[76],"time":[79,163],"required":[80],"to":[81,97],"fit":[82],"for":[84],"different":[85,124],"semiconductor":[86],"processes":[87],"reduced":[89],"considerably.":[90],"adaptation":[93],"cost":[94],"limited":[96],"adjustment":[98],"few":[101],"constants":[102],"VHDL-code.":[105],"implemented":[111],"V400BG432":[114],"VIRTEX":[115],"FPGA":[116,149],"using":[122,147,153],"two":[123],"libraries":[127],"(CMOS":[128],"AMS":[129,135],"0.6":[130],"/spl":[131,137],"mu/m":[132],"CMOS":[134],"0.35":[136],"mu/m).":[138],"maximum":[140],"achievable":[141],"40":[145],"MHz":[146,152],"52":[151],"above":[155],"mentioned":[156],"libraries.":[159],"maximal":[161],"lock-in":[162],"30":[168],"reference":[169],"cycles.":[171]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}