{"id":"https://openalex.org/W1490225371","doi":"https://doi.org/10.1109/fpt.2002.1188732","title":"FPGA education and research activities in Taiwan","display_name":"FPGA education and research activities in Taiwan","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1490225371","doi":"https://doi.org/10.1109/fpt.2002.1188732","mag":"1490225371"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050395271","display_name":"Yu-Tsang Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128167","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yu-Tsang Chang","raw_affiliation_strings":["National Science Council, Chip Implementation Center, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Science Council, Chip Implementation Center, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210128167"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yu-Te Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128167","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Te Chou","raw_affiliation_strings":["National Science Council, Chip Implementation Center, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Science Council, Chip Implementation Center, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210128167"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103836605","display_name":"Wei-Chang Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128167","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Chang Tsai","raw_affiliation_strings":["National Science Council, Chip Implementation Center, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Science Council, Chip Implementation Center, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210128167"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004461776","display_name":"Jiann-Jenn Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210128167","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jiann-Jenn Wang","raw_affiliation_strings":["National Science Council, Chip Implementation Center, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Science Council, Chip Implementation Center, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210128167"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101838014","display_name":"Chen\u2010Yi Lee","orcid":"https://orcid.org/0000-0002-6795-0874"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]},{"id":"https://openalex.org/I4210128167","display_name":"National Science and Technology Council","ror":"https://ror.org/02kv4zf79","country_code":"TW","type":"government","lineage":["https://openalex.org/I4210128167"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chen-Yi Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","National Science Council, Chip Implementation Center, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]},{"raw_affiliation_string":"National Science Council, Chip Implementation Center, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210128167"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5050395271"],"corresponding_institution_ids":["https://openalex.org/I4210128167"],"apc_list":null,"apc_paid":null,"fwci":0.7432,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.70665294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"445","last_page":"448"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.787377119064331},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7804117202758789},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5837916135787964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5795860886573792},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5574660897254944},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5552824139595032},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5358242988586426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45073357224464417},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4306350648403168},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4298028349876404},{"id":"https://openalex.org/keywords/work-flow","display_name":"Work flow","score":0.4219732880592346},{"id":"https://openalex.org/keywords/engineering-management","display_name":"Engineering management","score":0.3216235339641571},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.309792160987854},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24828457832336426},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.12542587518692017}],"concepts":[{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.787377119064331},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7804117202758789},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5837916135787964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5795860886573792},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5574660897254944},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5552824139595032},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5358242988586426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45073357224464417},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4306350648403168},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4298028349876404},{"id":"https://openalex.org/C2985179714","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Work flow","level":2,"score":0.4219732880592346},{"id":"https://openalex.org/C110354214","wikidata":"https://www.wikidata.org/wiki/Q6314146","display_name":"Engineering management","level":1,"score":0.3216235339641571},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.309792160987854},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24828457832336426},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.12542587518692017}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2002.1188732","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188732","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.881.6057","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.881.6057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www2.cic.org.tw/%7Ecarven/papers/83_chang.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145","https://openalex.org/W3205162826"],"abstract_inverted_index":{"The":[0,114],"role":[1],"of":[2,16,27,33,40,65,90,125,136],"Chip":[3],"Implementation":[4],"Center":[5],"(CIC),":[6],"founded":[7],"in":[8,49,111,123],"1992":[9],"under":[10],"the":[11,22,25,31,38,81,100,134],"National":[12],"Science":[13],"Council":[14],"(NSC)":[15],"Taiwan":[17],"R.O.C.,":[18],"is":[19,121],"to":[20,59,98,166,171],"provide":[21],"services":[23],"for":[24,47,80,127,143],"fabrication":[26],"multi-project":[28],"chip":[29],"(MPC),":[30],"procurement/integration":[32],"software":[34,45],"CAD":[35],"tools,":[36],"and":[37,42,57,68,78,130,156],"promotion":[39],"IC":[41],"FPGA":[43,66,82,115,165],"design/testing/CAD":[44],"technology":[46],"academia":[48,103],"Taiwan.":[50],"To":[51],"date,":[52],"CIC":[53,72,138],"assisted":[54],"86":[55],"universities":[56],"polytechnics":[58],"install":[60],"over":[61,93],"6000":[62],"academic":[63],"licenses":[64],"design":[67,83,116],"verification":[69,172],"tools.":[70],"Moreover,":[71],"promotes":[73],"various":[74],"training":[75],"courses":[76,91],"intensively":[77],"periodically":[79],"flow.":[84],"In":[85,148],"year":[86],"2002,":[87],"8":[88],"kinds":[89],"with":[92,168],"25":[94],"classes":[95],"are":[96,109],"provided":[97,118],"meet":[99],"demands":[101,135],"from":[102],"sites.":[104],"More":[105],"than":[106],"1000":[107],"students":[108],"trained":[110],"these":[112],"classes.":[113],"flow,":[117],"by":[119],"CIC,":[120],"used":[122],"many":[124],"researches":[126],"implementation,":[128],"verification,":[129],"prototypes.":[131],"Based":[132],"on":[133,153,173,177],"academics,":[137],"will":[139],"build":[140],"a":[141,154,169],"laboratory":[142],"rapid":[144],"prototyping":[145],"system-level":[146],"design.":[147],"this":[149],"laboratory,":[150],"SoC":[151],"(System":[152,176],"Chip)":[155,179],"IP":[157],"(Intellectual":[158],"Property)":[159],"designs":[160],"can":[161],"be":[162],"downloaded":[163],"into":[164],"work":[167],"processor":[170],"an":[174],"SOPC":[175],"Programmable":[178],"environment.":[180]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}