{"id":"https://openalex.org/W2121882833","doi":"https://doi.org/10.1109/fpt.2002.1188727","title":"Logic synthesis of multi-output functions for PAL-based CPLDs","display_name":"Logic synthesis of multi-output functions for PAL-based CPLDs","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2121882833","doi":"https://doi.org/10.1109/fpt.2002.1188727","mag":"2121882833"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040131766","display_name":"Dariusz Kania","orcid":"https://orcid.org/0000-0002-3677-9939"},"institutions":[{"id":"https://openalex.org/I119004910","display_name":"Silesian University of Technology","ror":"https://ror.org/02dyjk442","country_code":"PL","type":"education","lineage":["https://openalex.org/I119004910"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"D. Kania","raw_affiliation_strings":["Institute of Electronics, Silesian University of Technology, Gliwice, Poland","Inst. of Electron., Silesian Univ. of Technol., Gliwice, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Silesian University of Technology, Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]},{"raw_affiliation_string":"Inst. of Electron., Silesian Univ. of Technol., Gliwice, Poland","institution_ids":["https://openalex.org/I119004910"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5040131766"],"corresponding_institution_ids":["https://openalex.org/I119004910"],"apc_list":null,"apc_paid":null,"fwci":0.9298,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.73424942,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"429","last_page":"432"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9800000190734863,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.979200005531311,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.7158142328262329},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7041374444961548},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5458325743675232},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5133053660392761},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.49489420652389526},{"id":"https://openalex.org/keywords/implicant","display_name":"Implicant","score":0.4734106659889221},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.463348925113678},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.44765058159828186},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4300592243671417},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.42283347249031067},{"id":"https://openalex.org/keywords/circuit-minimization-for-boolean-functions","display_name":"Circuit minimization for Boolean functions","score":0.4158502221107483},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4044727683067322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.39457932114601135},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.3321109116077423},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.28426602482795715},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2681136727333069},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16170990467071533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14397647976875305},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10672292113304138}],"concepts":[{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.7158142328262329},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7041374444961548},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5458325743675232},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5133053660392761},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.49489420652389526},{"id":"https://openalex.org/C102487863","wikidata":"https://www.wikidata.org/wiki/Q1291626","display_name":"Implicant","level":4,"score":0.4734106659889221},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.463348925113678},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.44765058159828186},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4300592243671417},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.42283347249031067},{"id":"https://openalex.org/C94992772","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Circuit minimization for Boolean functions","level":4,"score":0.4158502221107483},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4044727683067322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.39457932114601135},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.3321109116077423},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.28426602482795715},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2681136727333069},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16170990467071533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14397647976875305},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10672292113304138},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188727","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188727","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2129183345","https://openalex.org/W2151927748","https://openalex.org/W2798475181"],"related_works":["https://openalex.org/W1976822807","https://openalex.org/W2136912537","https://openalex.org/W2059955066","https://openalex.org/W4248224315","https://openalex.org/W4360919330","https://openalex.org/W2169792446","https://openalex.org/W2744202010","https://openalex.org/W2187008505","https://openalex.org/W1967845326","https://openalex.org/W2151793720"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"multi-level":[3],"synthesis":[4,71],"for":[5,18,34,72],"PAL-based":[6],"CPLDs":[7],"is":[8,15,52],"presented.":[9],"The":[10,44,68],"essence":[11],"of":[12,39,57,63,70],"the":[13,49,55,77],"method":[14],"to":[16,76],"search":[17],"multi-output":[19,41],"implicants":[20],"that":[21,60],"can":[22],"be":[23],"shared":[24],"by":[25],"several":[26],"functions.":[27],"This":[28],"approach":[29],"presents":[30],"a":[31,36,40,64],"unique":[32],"form":[33,38],"illustrating":[35],"minimized":[37],"Boolean":[42],"function.":[43],"presented":[45],"method,":[46],"implemented":[47],"within":[48],"PALDec":[50],"system,":[51],"based":[53],"on":[54],"analysis":[56],"graph":[58],"nodes":[59],"represent":[61],"states":[62],"digital":[65],"circuit":[66],"outputs.":[67],"results":[69],"benchmarks":[73],"are":[74],"compared":[75],"classical":[78],"technology":[79],"mapping":[80],"method.":[81]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}