{"id":"https://openalex.org/W1578194365","doi":"https://doi.org/10.1109/fpt.2002.1188724","title":"Delivering error detection capabilities into a field programmable device: the HORUS processor case study","display_name":"Delivering error detection capabilities into a field programmable device: the HORUS processor case study","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1578194365","doi":"https://doi.org/10.1109/fpt.2002.1188724","mag":"1578194365"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101809212","display_name":"Francisco Rodr\u00edguez\u2010Ballester","orcid":"https://orcid.org/0000-0002-4087-5077"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"F. Rodriguez","raw_affiliation_strings":["Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087867274","display_name":"J.C. Campelo","orcid":"https://orcid.org/0000-0003-0558-7683"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.C. Campelo","raw_affiliation_strings":["Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103576150","display_name":"J.J. Serrano","orcid":null},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J.J. Serrano","raw_affiliation_strings":["Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Informatica de Sistemas y Computadores, Universidad Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]},{"raw_affiliation_string":"Dept. Informatica de Sistemas y Computadores, Univ. Politecnica de Valencia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":0.4308,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.53775956,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"418","last_page":"421"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.8298524618148804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.78077232837677},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6751606464385986},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6306249499320984},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6116694808006287},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5697457790374756},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5538901090621948},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.47922831773757935},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.47549471259117126},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44170522689819336},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4387715756893158},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.41875216364860535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32806092500686646},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.24003326892852783},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13224801421165466},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.11519116163253784},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.08399266004562378}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8298524618148804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.78077232837677},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6751606464385986},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6306249499320984},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6116694808006287},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5697457790374756},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5538901090621948},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.47922831773757935},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.47549471259117126},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44170522689819336},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4387715756893158},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.41875216364860535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32806092500686646},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.24003326892852783},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13224801421165466},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.11519116163253784},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.08399266004562378},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1543978957","https://openalex.org/W1897867350","https://openalex.org/W2005810118","https://openalex.org/W2139570402","https://openalex.org/W2141115460","https://openalex.org/W4285719527","https://openalex.org/W6632349574"],"related_works":["https://openalex.org/W4252527915","https://openalex.org/W2409287660","https://openalex.org/W2233357156","https://openalex.org/W1976489385","https://openalex.org/W4256317220","https://openalex.org/W1506225852","https://openalex.org/W2141414364","https://openalex.org/W4232825932","https://openalex.org/W2548654924","https://openalex.org/W2171594157"],"abstract_inverted_index":{"Designing":[0],"a":[1,10,14,82,87],"complete":[2,11],"SoC":[3,6],"or":[4],"reuse":[5],"components":[7],"to":[8,31,44,99],"create":[9],"system":[12,47],"is":[13,50],"common":[15],"task":[16],"nowadays.":[17],"The":[18],"flexibility":[19],"offered":[20],"by":[21],"current":[22],"design":[23,58,77,98],"flows":[24],"offers":[25],"the":[26,46,76,79,91,96,101],"designer":[27],"an":[28],"unprecedented":[29],"capability":[30],"incorporate":[32],"more":[33,35],"and":[34,41,59,71],"demanded":[36],"features":[37],"like":[38],"error":[39,89],"detection":[40],"correction":[42],"mechanisms":[43],"increase":[45],"dependability.":[48],"This":[49,73],"especially":[51],"true":[52],"for":[53],"programmable":[54],"devices,":[55],"were":[56],"rapid":[57],"implementation":[60],"methodologies":[61],"are":[62,68],"coupled":[63],"with":[64,86],"testing":[65],"environments":[66],"that":[67],"easily":[69],"generated":[70],"used.":[72],"paper":[74],"describes":[75],"of":[78],"HORUS":[80],"processor,":[81],"RISC":[83],"processor":[84],"augmented":[85],"concurrent":[88],"mechanism,":[90],"architectural":[92],"modifications":[93],"needed":[94],"on":[95],"original":[97],"minimize":[100],"resulting":[102],"performance":[103],"penalty.":[104]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}