{"id":"https://openalex.org/W1518009538","doi":"https://doi.org/10.1109/fpt.2002.1188717","title":"The feasibility study of designing a FPGA multiplier-core on finite field","display_name":"The feasibility study of designing a FPGA multiplier-core on finite field","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1518009538","doi":"https://doi.org/10.1109/fpt.2002.1188717","mag":"1518009538"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101718502","display_name":"Chia-Hao Hsu","orcid":"https://orcid.org/0000-0002-8656-5357"},"institutions":[{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"C.H. Hsu","raw_affiliation_strings":["Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","Department of Information Engineering, I-Shou University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Taiwan","institution_ids":["https://openalex.org/I98298690"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087982918","display_name":"Trieu\u2010Kien Truong","orcid":"https://orcid.org/0000-0002-5562-9282"},"institutions":[{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"T.K. Truong","raw_affiliation_strings":["Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","Department of Information Engineering, I-Shou University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Taiwan","institution_ids":["https://openalex.org/I98298690"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084475101","display_name":"Ming-Haw Jing","orcid":null},"institutions":[{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"M.H. Jing","raw_affiliation_strings":["Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","Department of Information Engineering, I-Shou University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Taiwan","institution_ids":["https://openalex.org/I98298690"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101990117","display_name":"Wen-Chieh Wu","orcid":"https://orcid.org/0000-0001-6034-4778"},"institutions":[{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"W.C. Wu","raw_affiliation_strings":["Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","Department of Information Engineering, I-Shou University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Taiwan","institution_ids":["https://openalex.org/I98298690"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001932558","display_name":"Hao Wu","orcid":"https://orcid.org/0009-0003-2630-8361"},"institutions":[{"id":"https://openalex.org/I98298690","display_name":"I-Shou University","ror":"https://ror.org/04d7e4m76","country_code":"TW","type":"education","lineage":["https://openalex.org/I98298690"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"H.C. Wu","raw_affiliation_strings":["Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","Department of Information Engineering, I-Shou University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Kaohsiung, Taiwan","institution_ids":["https://openalex.org/I98298690"]},{"raw_affiliation_string":"Department of Information Engineering, I-Shou University, Taiwan","institution_ids":["https://openalex.org/I98298690"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98298690"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04376286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"386","last_page":"389"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9627000093460083,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8845692873001099},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.843623161315918},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7891354560852051},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.709624171257019},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6901540160179138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6778975129127502},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5900691151618958},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5808092951774597},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5677297115325928},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4701005816459656},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.46780088543891907},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4586079716682434},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3889933228492737},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21049264073371887}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8845692873001099},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.843623161315918},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7891354560852051},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.709624171257019},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6901540160179138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6778975129127502},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5900691151618958},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5808092951774597},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5677297115325928},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4701005816459656},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.46780088543891907},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4586079716682434},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3889933228492737},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21049264073371887},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188717","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188717","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1575243527","https://openalex.org/W1868177643","https://openalex.org/W2102550826"],"related_works":["https://openalex.org/W3103981520","https://openalex.org/W200972441","https://openalex.org/W2038220260","https://openalex.org/W1857140530","https://openalex.org/W1545578515","https://openalex.org/W1544665014","https://openalex.org/W2098458348","https://openalex.org/W2150194641","https://openalex.org/W2128620931","https://openalex.org/W3166559827"],"abstract_inverted_index":{"In":[0,49],"digital":[1],"system":[2],"development,":[3],"the":[4,15,57,68,82,85],"CPLD/FPGA":[5,26],"is":[6,64,79],"usually":[7],"used":[8],"to":[9,45,51,66],"implement":[10],"basic":[11],"function":[12],"blocks":[13],"for":[14,47,81],"purposes":[16],"of":[17,25,62,84],"testing,":[18],"integration":[19],"and":[20,31,71,91],"IP":[21],"proof.":[22],"The":[23,89],"advantages":[24],"are":[27],"high":[28,73],"efficiency,":[29],"flexibility":[30],"easy":[32],"reconfiguration.":[33],"Taking":[34],"AES":[35],"as":[36],"an":[37],"example,":[38],"this":[39],"application":[40],"needs":[41],"more":[42],"flexible":[43],"transformations":[44],"design":[46,93],"diversity.":[48],"order":[50],"meet":[52],"such":[53],"requirements":[54],"without":[55],"declining":[56],"performance,":[58],"a":[59],"modified":[60],"architecture":[61],"FPGA":[63,95],"proposed":[65],"increase":[67],"overall":[69],"efficiency":[70],"keep":[72],"throughput.":[74],"A":[75],"finite":[76],"field":[77],"multiplier":[78],"provided":[80],"explanation":[83],"newly":[86],"developed":[87],"core.":[88],"parallel":[90],"pipelined":[92],"in":[94],"can":[96],"replace":[97],"high-speed":[98],"VLSI":[99],"chip":[100],"with":[101],"dynamic":[102],"reconfigurability.":[103]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}