{"id":"https://openalex.org/W1543784493","doi":"https://doi.org/10.1109/fpt.2002.1188704","title":"Testing for resistive open defects in FPGAs","display_name":"Testing for resistive open defects in FPGAs","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1543784493","doi":"https://doi.org/10.1109/fpt.2002.1188704","mag":"1543784493"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M.B. Tahoori","raw_affiliation_strings":["Center for Reliable Computing, University of Stanford, Stanford, CA, USA","Center for Reliable Comput., Stanford Univ., CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Reliable Computing, University of Stanford, Stanford, CA, USA","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Center for Reliable Comput., Stanford Univ., CA, USA","institution_ids":["https://openalex.org/I97018004"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5064445713"],"corresponding_institution_ids":["https://openalex.org/I97018004"],"apc_list":null,"apc_paid":null,"fwci":1.6277,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.82448397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"332","last_page":"335"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9477536678314209},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8254599571228027},{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.6568365097045898},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.613369345664978},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6095827221870422},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.5116081833839417},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.46238842606544495},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45248159766197205},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4161831736564636},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22650179266929626},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0734417736530304}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9477536678314209},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8254599571228027},{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.6568365097045898},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.613369345664978},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6095827221870422},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.5116081833839417},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.46238842606544495},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45248159766197205},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4161831736564636},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22650179266929626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0734417736530304},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188704","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188704","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1483892555","https://openalex.org/W1595285623","https://openalex.org/W1637395447","https://openalex.org/W1850200765","https://openalex.org/W1858737296","https://openalex.org/W1958909498","https://openalex.org/W1959988141","https://openalex.org/W2100742079","https://openalex.org/W2118009298","https://openalex.org/W2129212061","https://openalex.org/W2154212102","https://openalex.org/W2158014081","https://openalex.org/W2167138208","https://openalex.org/W2788533967","https://openalex.org/W6682983899"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2159103767"],"abstract_inverted_index":{"This":[0,13],"paper":[1],"presents":[2],"a":[3,29,46,73],"new":[4],"technique":[5,14],"for":[6,80],"detecting":[7],"resistive":[8,52],"open":[9,53],"defects":[10,54],"in":[11,45,49,55],"FPGAs.":[12,22],"is":[15,32,78],"based":[16],"on":[17],"the":[18,26,38,41,81],"reconfigurability":[19],"feature":[20],"of":[21,28,40,51],"Using":[23],"this":[24,70],"technique,":[25],"delay":[27,39],"defective":[30],"path":[31],"increased":[33],"several":[34],"times":[35],"more":[36],"than":[37],"fault-free":[42],"path,":[43],"resulting":[44],"higher":[47],"resolution":[48],"detectability":[50],"FPGAs,":[56],"even":[57],"at":[58],"lower":[59],"tester":[60],"speed.":[61],"Various":[62],"detailed":[63],"SPICE":[64],"simulations":[65],"are":[66],"performed":[67],"to":[68],"validate":[69],"method.":[71],"Also,":[72],"test":[74],"configuration":[75],"generation":[76],"scheme":[77],"presented":[79],"entire":[82],"FPGA.":[83]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}