{"id":"https://openalex.org/W1482953960","doi":"https://doi.org/10.1109/fpt.2002.1188701","title":"Efficient 4-input LUTs FPGA implementation of combinatorial multiplier over canonical base GF(16)","display_name":"Efficient 4-input LUTs FPGA implementation of combinatorial multiplier over canonical base GF(16)","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1482953960","doi":"https://doi.org/10.1109/fpt.2002.1188701","mag":"1482953960"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061484075","display_name":"V. Tomashau","orcid":null},"institutions":[{"id":"https://openalex.org/I4210105192","display_name":"United Institute of Informatics Problems","ror":"https://ror.org/01ccbsb07","country_code":"BY","type":"facility","lineage":["https://openalex.org/I151823869","https://openalex.org/I4210105192","https://openalex.org/I4210116091"]}],"countries":["BY"],"is_corresponding":true,"raw_author_name":"V. Tomashau","raw_affiliation_strings":["United Institute of Informatics Problems, National Academy of Science of Belarus, Belarus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"United Institute of Informatics Problems, National Academy of Science of Belarus, Belarus","institution_ids":["https://openalex.org/I4210105192"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5061484075"],"corresponding_institution_ids":["https://openalex.org/I4210105192"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02983667,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"1673","issue":null,"first_page":"318","last_page":"321"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9724000096321106,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8750224113464355},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.8337361216545105},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7828376293182373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6313323974609375},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.5600047707557678},{"id":"https://openalex.org/keywords/finite-field-arithmetic","display_name":"Finite field arithmetic","score":0.5449357032775879},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5012767314910889},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44091424345970154},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.435953825712204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3083755373954773},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.27261608839035034},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.271054744720459},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22158023715019226},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.09658879041671753}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8750224113464355},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.8337361216545105},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7828376293182373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6313323974609375},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.5600047707557678},{"id":"https://openalex.org/C189178079","wikidata":"https://www.wikidata.org/wiki/Q5450398","display_name":"Finite field arithmetic","level":3,"score":0.5449357032775879},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5012767314910889},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44091424345970154},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.435953825712204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3083755373954773},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.27261608839035034},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.271054744720459},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22158023715019226},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.09658879041671753},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188701","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188701","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1886625815","https://openalex.org/W2116370948"],"related_works":["https://openalex.org/W11189027","https://openalex.org/W2130713829","https://openalex.org/W2386275453","https://openalex.org/W2186975062","https://openalex.org/W2610340746","https://openalex.org/W2360596780","https://openalex.org/W2361826146","https://openalex.org/W2351723073","https://openalex.org/W2161664453","https://openalex.org/W2395601077"],"abstract_inverted_index":{"Finite":[0],"field":[1,26,32,58],"arithmetic":[2,27],"is":[3,34,39],"the":[4,21,24,56,93],"basis":[5],"of":[6,15,23,78,92],"some":[7,76,89,102],"cryptographic":[8],"and":[9,42,88,106],"error":[10],"correction":[11],"algorithms.":[12],"The":[13],"performance":[14],"a":[16,79,100],"corresponding":[17],"hardware":[18],"depends":[19],"on":[20,71,85],"efficiency":[22],"finite":[25,31,57],"implementation.":[28],"A":[29],"good-quality":[30],"multiplier":[33,59],"needed":[35],"first,":[36],"since":[37],"multiplication":[38],"an":[40],"often-used":[41],"time":[43,107],"consuming":[44],"operation.":[45],"Because":[46],"FPGAs":[47],"differ":[48],"considerably":[49],"in":[50,104],"structure":[51],"from":[52],"other":[53,90],"integrated":[54],"circuits,":[55],"designs,":[60],"which":[61],"are":[62],"optimized":[63],"for":[64],"VLSI":[65],"implementation,":[66],"do":[67],"not":[68],"perform":[69],"well":[70],"FPGAs.":[72],"In":[73],"this":[74],"paper,":[75],"structures":[77],"completely":[80],"combinatorial":[81],"GF(16)":[82],"multiplier,":[83],"based":[84],"4-input":[86],"LUTs":[87],"resources":[91],"Xilinx":[94],"FPGA,":[95],"have":[96],"been":[97,109],"proposed.":[98],"As":[99],"result,":[101],"improvement":[103],"area":[105],"has":[108],"achieved":[110],"by":[111],"comparison":[112],"with":[113],"previous":[114],"designs.":[115]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}