{"id":"https://openalex.org/W1536702298","doi":"https://doi.org/10.1109/fpt.2002.1188687","title":"Debug methodology for arithmetic circuits on FPGAs","display_name":"Debug methodology for arithmetic circuits on FPGAs","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1536702298","doi":"https://doi.org/10.1109/fpt.2002.1188687","mag":"1536702298"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113565084","display_name":"Mikio Kubo","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Kubo","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"M. Fujita","raw_affiliation_strings":["University of Tokyo, Japan","Tokyo, University, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"Tokyo, University, Japan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.04152574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"242"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.850387454032898},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7426244616508484},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7050105333328247},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6514773964881897},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5838444232940674},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.455142080783844},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3899398446083069},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38857612013816833},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3328017294406891},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3319873809814453},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3319171667098999},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3264444172382355},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1748557984828949},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15087807178497314},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14077723026275635},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10613378882408142},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06548672914505005}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.850387454032898},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7426244616508484},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7050105333328247},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6514773964881897},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5838444232940674},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.455142080783844},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3899398446083069},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38857612013816833},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3328017294406891},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3319873809814453},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3319171667098999},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3264444172382355},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1748557984828949},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15087807178497314},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14077723026275635},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10613378882408142},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06548672914505005}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188687","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188687","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1549834378","https://openalex.org/W2146044403","https://openalex.org/W2148800879","https://openalex.org/W2154423774","https://openalex.org/W3149311759","https://openalex.org/W4232166149","https://openalex.org/W4234123702","https://openalex.org/W6681671776"],"related_works":["https://openalex.org/W2098419840","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573","https://openalex.org/W2121963733","https://openalex.org/W1977171228","https://openalex.org/W2059422871","https://openalex.org/W2041787842","https://openalex.org/W2170504327"],"abstract_inverted_index":{"Field":[0],"programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"have":[5],"been":[6],"widely":[7],"used":[8],"to":[9,55,65],"realize":[10],"rapid":[11,57],"prototyping":[12],"for":[13,97],"not":[14],"only":[15],"control":[16],"units":[17],"but":[18],"also":[19],"arithmetic":[20,85],"circuits.":[21,116],"As":[22],"VLSI":[23],"design":[24,38,45],"becomes":[25],"larger":[26],"and":[27,34,91,112],"takes":[28],"up":[29,93],"much":[30],"longer":[31],"time,":[32],"verification":[33],"debugging":[35],"of":[36,43,71],"logic":[37],"become":[39],"the":[40,94,109],"dominating":[41],"part":[42],"total":[44,95],"period.":[46],"FPGA":[47],"is":[48,74],"relatively":[49],"useful":[50],"in":[51],"such":[52],"case":[53],"due":[54],"its":[56],"implementation.":[58],"However,":[59],"circuit":[60,72],"performances":[61],"are":[62],"very":[63],"sensitive":[64],"layout":[66],"designs.":[67],"Therefore":[68],"minimal":[69],"change":[70],"structures":[73],"important.":[75],"In":[76],"this":[77],"paper,":[78],"we":[79,105],"give":[80],"a":[81,100],"debug":[82],"methodology":[83],"targeting":[84],"circuits":[86,89],"which":[87],"modifies":[88],"locally":[90],"speeds":[92],"time":[96],"redesign":[98],"as":[99],"result.":[101],"To":[102],"complete":[103],"debugging,":[104],"analyze":[106],"circuits,":[107],"extract":[108],"erroneous":[110],"parts,":[111],"replace":[113],"by":[114],"correct":[115]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}