{"id":"https://openalex.org/W1481821439","doi":"https://doi.org/10.1109/fpt.2002.1188685","title":"Synthesizing datapath circuits for FPGAs with emphasis on area minimization","display_name":"Synthesizing datapath circuits for FPGAs with emphasis on area minimization","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1481821439","doi":"https://doi.org/10.1109/fpt.2002.1188685","mag":"1481821439"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091510561","display_name":"A. Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"A. Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090184149","display_name":"Jonathan Rose","orcid":"https://orcid.org/0000-0002-3551-2175"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102968798","display_name":"David Lewis","orcid":"https://orcid.org/0000-0002-8126-5662"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"D. Lewis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5091510561"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.832,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89853422,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"219","last_page":"226"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9664464592933655},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7105304002761841},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6581778526306152},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6447899341583252},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.5882759690284729},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5766921043395996},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.48086243867874146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.477627694606781},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.46474024653434753},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4641178250312805},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.42645126581192017},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.335533082485199},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20526662468910217},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1879187524318695},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07903328537940979}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9664464592933655},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7105304002761841},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6581778526306152},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6447899341583252},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.5882759690284729},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5766921043395996},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.48086243867874146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.477627694606781},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.46474024653434753},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4641178250312805},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.42645126581192017},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.335533082485199},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20526662468910217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1879187524318695},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07903328537940979},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2002.1188685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188685","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.79.9844","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.79.9844","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~jayar/pubs/ye/fpt2002.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1998449406","https://openalex.org/W2076639376","https://openalex.org/W2083781912","https://openalex.org/W2083868341","https://openalex.org/W2098129944","https://openalex.org/W2104449965","https://openalex.org/W2104615680","https://openalex.org/W2116424747","https://openalex.org/W2122992089","https://openalex.org/W2137686989","https://openalex.org/W2140888728","https://openalex.org/W2165972132","https://openalex.org/W2170053425","https://openalex.org/W2220804834","https://openalex.org/W3143533263","https://openalex.org/W4233403045","https://openalex.org/W6671466422"],"related_works":["https://openalex.org/W2121367602","https://openalex.org/W1903431847","https://openalex.org/W1839177134","https://openalex.org/W2166021916","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W1994884893","https://openalex.org/W2137686989","https://openalex.org/W2111251553"],"abstract_inverted_index":{"Large":[0],"circuits,":[1],"whether":[2],"they":[3,30],"are":[4],"arithmetic,":[5],"digital":[6],"signal":[7],"processing,":[8],"switching,":[9],"or":[10,42],"processors,":[11],"typically":[12],"contain":[13],"a":[14,76],"greater":[15],"portion":[16],"of":[17,125],"highly":[18],"regular":[19,27],"datapath":[20,45,77],"logic.":[21],"Datapath":[22],"synthesis":[23,46,71,78,119],"algorithms":[24,55],"preserve":[25],"these":[26],"structures,":[28],"so":[29],"can":[31,56],"be":[32],"exploited":[33],"by":[34],"packing,":[35],"placement,":[36],"and":[37,103],"routing":[38],"tools":[39],"for":[40],"speed":[41],"density.":[43],"Typical":[44],"algorithms,":[47],"however,":[48],"sacrifice":[49],"area":[50,64,83,109],"to":[51,62,89,111],"gain":[52],"regularity.":[53],"Current":[54],"have":[57],"as":[58,60,113],"much":[59],"30%":[61],"40%":[63],"inflation":[65,110],"when":[66],"compared":[67,114],"with":[68,80,115],"traditional":[69],"flat":[70,116],"algorithms.":[72],"This":[73],"paper":[74],"describes":[75],"algorithm":[79],"very":[81],"low":[82],"overhead,":[84],"which":[85],"is":[86],"an":[87],"enhancement":[88],"the":[90,108,128],"module":[91],"compaction":[92],"algorithm.":[93],"We":[94],"propose":[95],"two":[96],"word-level":[97],"optimizations":[98],"-":[99],"multiplexer":[100],"tree":[101],"collapsing":[102],"operation":[104],"reordering.":[105],"They":[106],"reduce":[107],"3%-8%":[112],"synthesis.":[117],"Our":[118],"results":[120],"also":[121],"retain":[122],"significant":[123],"amount":[124],"regularity":[126],"from":[127],"original":[129],"designs.":[130]},"counts_by_year":[{"year":2021,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}