{"id":"https://openalex.org/W1480203124","doi":"https://doi.org/10.1109/fpt.2002.1188684","title":"Power-aware technology mapping for LUT-based FPGAs","display_name":"Power-aware technology mapping for LUT-based FPGAs","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1480203124","doi":"https://doi.org/10.1109/fpt.2002.1188684","mag":"1480203124"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114246496","display_name":"James H. Anderson","orcid":"https://orcid.org/0000-0001-7138-939X"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.H. Anderson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089881278","display_name":"Farid N. Najm","orcid":"https://orcid.org/0000-0001-5393-7794"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"F.N. Najm","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ONT, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada#TAB#","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":9.0461,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.98451336,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"211","last_page":"218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7462807297706604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7441321611404419},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7250528335571289},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6296344995498657},{"id":"https://openalex.org/keywords/replication","display_name":"Replication (statistics)","score":0.602902352809906},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5523911714553833},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.535892128944397},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5076631307601929},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34509560465812683},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3318154215812683},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19332414865493774}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7462807297706604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7441321611404419},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7250528335571289},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6296344995498657},{"id":"https://openalex.org/C12590798","wikidata":"https://www.wikidata.org/wiki/Q3933199","display_name":"Replication (statistics)","level":2,"score":0.602902352809906},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5523911714553833},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.535892128944397},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5076631307601929},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34509560465812683},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3318154215812683},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19332414865493774},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2002.1188684","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188684","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.63.1441","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.63.1441","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eecg.toronto.edu/~najm/papers/icfpt02-jason.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.800000011920929,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1493602245","https://openalex.org/W1511688816","https://openalex.org/W1523051745","https://openalex.org/W1604323946","https://openalex.org/W1806428288","https://openalex.org/W1978998136","https://openalex.org/W1985457698","https://openalex.org/W1997411420","https://openalex.org/W2021709993","https://openalex.org/W2105355057","https://openalex.org/W2105715355","https://openalex.org/W2112557094","https://openalex.org/W2129327148","https://openalex.org/W2139637699","https://openalex.org/W2160958666","https://openalex.org/W2167328871","https://openalex.org/W2170510975","https://openalex.org/W4252217915","https://openalex.org/W6630623413","https://openalex.org/W6638218184","https://openalex.org/W6683898616"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2155289750","https://openalex.org/W2159724425","https://openalex.org/W4231267350","https://openalex.org/W2117956479"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,94],"new":[3],"power-aware":[4],"technology":[5,45,88,109],"mapping":[6,81,98,110,119],"technique":[7],"for":[8,41,93],"LUT-based":[9],"FPGAs":[10],"which":[11],"aims":[12],"to":[13,31,38,54,65,122],"keep":[14],"nets":[15],"with":[16,124],"high":[17],"switching":[18],"activity":[19],"out":[20],"of":[21,50,58,80,97],"the":[22,56,77,100,108],"FPGA":[23],"routing":[24],"network":[25],"and":[26,64],"takes":[27],"an":[28,47,72],"activity-conscious":[29],"approach":[30,111],"logic":[32,59],"replication.":[33],"Logic":[34],"replication":[35,60],"is":[36,53],"known":[37],"be":[39],"crucial":[40],"optimizing":[42],"depth":[43,96],"in":[44],"mapping;":[46],"important":[48],"contribution":[49],"our":[51,117],"work":[52],"recognize":[55],"effect":[57],"on":[61,69,107],"circuit":[62],"structure":[63],"show":[66,91,115],"its":[67],"consequences":[68],"power.":[70],"In":[71],"experimental":[73],"study,":[74],"we":[75],"examine":[76],"power":[78,101,127],"characteristics":[79],"solutions":[82],"generated":[83],"by":[84],"several":[85],"publicly":[86],"available":[87],"mappers.":[89],"Results":[90],"that":[92,116],"specific":[95],"solution,":[99],"consumption":[102],"can":[103],"vary":[104],"considerably,":[105],"depending":[106],"used.":[112],"Furthermore,":[113],"results":[114],"proposed":[118],"algorithm":[120],"leads":[121],"circuits":[123],"substantially":[125],"less":[126],"dissipation":[128],"than":[129],"previous":[130],"approaches.":[131]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}