{"id":"https://openalex.org/W1536843820","doi":"https://doi.org/10.1109/fpt.2002.1188676","title":"Optimising and adapting high-level hardware designs","display_name":"Optimising and adapting high-level hardware designs","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1536843820","doi":"https://doi.org/10.1109/fpt.2002.1188676","mag":"1536843820"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103260538","display_name":"Jos\u00e9 G. F. Coutinho","orcid":"https://orcid.org/0000-0003-4138-3709"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J.G.F. Coutinho","raw_affiliation_strings":["Department of Computing, Imperial Colleges, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial Colleges, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940557","display_name":"Wayne Luk","orcid":"https://orcid.org/0000-0002-6750-927X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"W. Luk","raw_affiliation_strings":["Department of Computing, Imperial Colleges, London, UK","Dept. of Comput., Imperial Coll., London, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computing, Imperial Colleges, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Dept. of Comput., Imperial Coll., London, UK","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"150","last_page":"157"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8443812131881714},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6816278696060181},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6266879439353943},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6057393550872803},{"id":"https://openalex.org/keywords/design-cycle","display_name":"Design cycle","score":0.5151130557060242},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.48525261878967285},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4795120060443878},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3839893341064453},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38350895047187805},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3473001718521118},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.34383901953697205},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.3294048011302948},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.31678712368011475}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8443812131881714},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6816278696060181},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6266879439353943},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6057393550872803},{"id":"https://openalex.org/C2982740150","wikidata":"https://www.wikidata.org/wiki/Q5249230","display_name":"Design cycle","level":2,"score":0.5151130557060242},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.48525261878967285},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4795120060443878},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3839893341064453},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38350895047187805},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3473001718521118},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.34383901953697205},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.3294048011302948},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.31678712368011475},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W37253703","https://openalex.org/W1548878244","https://openalex.org/W1822968287","https://openalex.org/W2025912481","https://openalex.org/W2029779044","https://openalex.org/W2042202727","https://openalex.org/W2049890071","https://openalex.org/W2112482891","https://openalex.org/W2123412205","https://openalex.org/W2155325307","https://openalex.org/W2166801644","https://openalex.org/W2293225001","https://openalex.org/W6676870935"],"related_works":["https://openalex.org/W2123535323","https://openalex.org/W2120935739","https://openalex.org/W2101075828","https://openalex.org/W2142474790","https://openalex.org/W2058369727","https://openalex.org/W2530146034","https://openalex.org/W2145890695","https://openalex.org/W622253553","https://openalex.org/W4239976916","https://openalex.org/W2153937041"],"abstract_inverted_index":{"This":[0,40],"paper":[1],"presents":[2],"a":[3,18,67,131,137,146,150],"novel":[4],"approach":[5,127],"that":[6,28,32,71,86,91],"focuses":[7],"on":[8],"rapid":[9],"development":[10,114],"and":[11,57,79,100,115,143],"maintenance":[12],"of":[13,55,66],"optimised":[14],"hardware":[15,101],"designs":[16,104],"using":[17],"high-level":[19,77],"parallel":[20,88],"language.":[21],"We":[22],"use":[23],"an":[24],"existing":[25],"timing":[26,42,69],"model":[27,43,70],"states,":[29],"for":[30],"instance,":[31],"every":[33],"assignment":[34],"executes":[35],"in":[36,153],"one":[37],"clock":[38],"cycle.":[39],"strict":[41],"gives":[44],"users":[45],"control":[46],"over":[47],"design":[48],"scheduling,":[49],"such":[50],"as":[51,105,108],"managing":[52],"the":[53,64,123],"number":[54],"cycles":[56],"cycle":[58],"time.":[59],"Our":[60,126],"main":[61],"contribution":[62],"is":[63,128],"introduction":[65],"flexible":[68],"abstracts":[72],"optimisation":[73,117],"details":[74],"by":[75,130],"supporting":[76],"transformations":[78],"automatic":[80],"scheduling.":[81],"Furthermore,":[82],"we":[83,135],"provide":[84],"techniques":[85],"unschedule":[87],"designs,":[89],"so":[90],"they":[92],"can":[93,118],"be":[94,119],"rescheduled":[95],"to":[96,121,140],"meet":[97],"new":[98],"performance":[99],"constraints,":[102],"making":[103],"implementation":[106],"independent":[107],"possible.":[109],"With":[110],"both":[111],"models,":[112],"manual":[113],"computerised":[116],"interleaved":[120],"achieve":[122,144],"best":[124],"effect.":[125],"illustrated":[129],"case":[132],"study":[133],"where":[134],"port":[136],"pipelined":[138],"convolver":[139],"another":[141],"platform,":[142],"either":[145],"300%":[147],"speedup":[148],"or":[149],"50%":[151],"reduction":[152],"resource":[154],"usage.":[155]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}