{"id":"https://openalex.org/W1600183590","doi":"https://doi.org/10.1109/fpt.2002.1188675","title":"Implementing logic in FPGA memory arrays: heterogeneous memory architectures","display_name":"Implementing logic in FPGA memory arrays: heterogeneous memory architectures","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W1600183590","doi":"https://doi.org/10.1109/fpt.2002.1188675","mag":"1600183590"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"S.J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., British Columbia Univ., Canada#TAB#","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5013246362"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":1.0062,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.76035071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"142","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7602616548538208},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6942692995071411},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.6344075202941895},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5671805739402771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5077074766159058},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4603988230228424},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4595012664794922},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.45183005928993225},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.4439224600791931},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.44163915514945984},{"id":"https://openalex.org/keywords/auxiliary-memory","display_name":"Auxiliary memory","score":0.4216836988925934},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4166163206100464},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.41584351658821106},{"id":"https://openalex.org/keywords/vendor","display_name":"Vendor","score":0.4128193259239197},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34484410285949707},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32919880747795105}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7602616548538208},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6942692995071411},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.6344075202941895},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5671805739402771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5077074766159058},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4603988230228424},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4595012664794922},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.45183005928993225},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.4439224600791931},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.44163915514945984},{"id":"https://openalex.org/C82687282","wikidata":"https://www.wikidata.org/wiki/Q66221","display_name":"Auxiliary memory","level":2,"score":0.4216836988925934},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4166163206100464},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.41584351658821106},{"id":"https://openalex.org/C2777338717","wikidata":"https://www.wikidata.org/wiki/Q1762621","display_name":"Vendor","level":2,"score":0.4128193259239197},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34484410285949707},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32919880747795105},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188675","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188675","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1524957862","https://openalex.org/W1545914085","https://openalex.org/W1985856707","https://openalex.org/W2041871970","https://openalex.org/W2085826778","https://openalex.org/W2105715355","https://openalex.org/W2108414598","https://openalex.org/W2117355295","https://openalex.org/W4252247930"],"related_works":["https://openalex.org/W1575240748","https://openalex.org/W3025845664","https://openalex.org/W3180803030","https://openalex.org/W2044064773","https://openalex.org/W2168550483","https://openalex.org/W2766165550","https://openalex.org/W2047684617","https://openalex.org/W1837030695","https://openalex.org/W1970751325","https://openalex.org/W2131040872"],"abstract_inverted_index":{"It":[0],"has":[1],"become":[2],"clear":[3],"that":[4,55,128,151],"large":[5,85],"embedded":[6,104],"configurable":[7],"memory":[8,39,124,146],"arrays":[9,17,81,105,160],"will":[10],"be":[11,69,75],"essential":[12],"in":[13,73,133],"future":[14],"FPGAs.":[15],"Embedded":[16],"provide":[18],"high-density":[19],"high-speed":[20],"implementations":[21,136],"of":[22,26,50,60,101,123,137,145],"the":[23,31,36,61,80,99,102,152],"storage":[24,62],"parts":[25],"circuits.":[27],"Unfortunately,":[28],"they":[29],"require":[30],"FPGA":[32,103],"vendor":[33],"to":[34,47,90,109],"partition":[35],"device":[37],"into":[38],"and":[40,71,88,161],"logic":[41,138],"resources":[42],"at":[43],"manufacture-time.":[44],"This":[45,64],"leads":[46],"a":[48],"waste":[49],"chip":[51,65],"area":[52,66],"for":[53],"customers":[54],"do":[56],"not":[57,68],"use":[58],"all":[59],"provided":[63],"need":[67],"wasted,":[70],"can":[72],"fact":[74],"used":[76,89],"very":[77],"efficiently,":[78],"if":[79],"are":[82],"configured":[83],"as":[84],"multi-output":[86],"ROMs,":[87],"implement":[91,110],"logic.":[92,111],"In":[93],"this":[94],"paper":[95],"we":[96,113],"investigate":[97],"how":[98],"architecture":[100,155],"affects":[106],"their":[107],"ability":[108],"Specifically,":[112],"focus":[114],"on":[115],"architectures":[116,131,140],"which":[117],"contain":[118],"more":[119],"than":[120,139],"one":[121,143],"size":[122,144],"array.":[125,147],"We":[126,148],"show":[127,150],"these":[129],"heterogeneous":[130,154],"result":[132],"significantly":[134],"denser":[135],"with":[141],"only":[142],"also":[149],"best":[153],"contains":[156],"both":[157],"2048":[158],"bit":[159,163],"128":[162],"arrays.":[164]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}