{"id":"https://openalex.org/W2101325559","doi":"https://doi.org/10.1109/fpt.2002.1188668","title":"FPGA-based system-level design framework based on the IRIS synthesis tool and System Generator","display_name":"FPGA-based system-level design framework based on the IRIS synthesis tool and System Generator","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2101325559","doi":"https://doi.org/10.1109/fpt.2002.1188668","mag":"2101325559"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050874303","display_name":"Ying Yi","orcid":"https://orcid.org/0000-0003-1692-6118"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Ying Yi","raw_affiliation_strings":["Programmable System Laboratory, School of Electrical and Electronic Engineering, Queen's University, Belfast, UK","Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable System Laboratory, School of Electrical and Electronic Engineering, Queen's University, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043910265","display_name":"Roger Woods","orcid":"https://orcid.org/0000-0001-6201-4270"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"R. Woods","raw_affiliation_strings":["Programmable System Laboratory, School of Electrical and Electronic Engineering, Queen's University, Belfast, UK","Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programmable System Laboratory, School of Electrical and Electronic Engineering, Queen's University, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Queen's Univ. Belfast, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6091,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.71188223,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8488759398460388},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6983422636985779},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6277172565460205},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5990561842918396},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5601323246955872},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5146323442459106},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.5029608607292175},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.48934119939804077},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4851034879684448},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.48105764389038086},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4451684057712555},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.443865031003952},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4185987412929535},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3883264660835266},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11478695273399353}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8488759398460388},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6983422636985779},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6277172565460205},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5990561842918396},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5601323246955872},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5146323442459106},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.5029608607292175},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.48934119939804077},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4851034879684448},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.48105764389038086},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4451684057712555},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.443865031003952},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4185987412929535},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3883264660835266},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11478695273399353},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpt.2002.1188668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/04fb209e-e36a-4d45-a2dc-0ee667d8fbe6","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/04fb209e-e36a-4d45-a2dc-0ee667d8fbe6","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Yi, Y & Woods, R 2002, 'FPGA-based System-level design framework based on the IRIS synthesis tool and System Generator', Paper presented at IEEE International Conference on Field-Programmable Technology (FPT), New Territories, China, 01/12/2002 - 01/12/2002 pp. 85-92.","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320314786","display_name":"Xilinx","ror":"https://ror.org/01rb7bk56"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1522048755","https://openalex.org/W1546754027","https://openalex.org/W1565827885","https://openalex.org/W2094012379","https://openalex.org/W2279353332","https://openalex.org/W2603529789","https://openalex.org/W2995746888","https://openalex.org/W6632940019","https://openalex.org/W6685311839"],"related_works":["https://openalex.org/W3149594966","https://openalex.org/W2111543618","https://openalex.org/W4239162060","https://openalex.org/W2295153704","https://openalex.org/W2269990635","https://openalex.org/W2543290882","https://openalex.org/W2535403365","https://openalex.org/W1490270176","https://openalex.org/W2261680763","https://openalex.org/W2387024331"],"abstract_inverted_index":{"A":[0],"system":[1,18],"level":[2,19],"design":[3,8,12,48],"framework":[4],"for":[5],"FPGA-based":[6,38],"DSP":[7],"is":[9],"presented.":[10],"The":[11,82],"flow":[13,92],"utilizes":[14],"System":[15,35],"Generator,":[16],"a":[17],"tool":[20],"developed":[21],"by":[22,60,77],"Xilinx,":[23],"and":[24,56,89],"links":[25],"it":[26,50],"to":[27,43],"an":[28,94],"\"in-house\"":[29],"architectural":[30],"synthesis":[31,80],"tool,":[32],"IRIS.":[33],"Whilst":[34],"Generator":[36],"allows":[37],"Intellectual":[39],"Property":[40],"(IP)":[41],"cores":[42,62,70],"be":[44,65],"incorporated":[45],"into":[46],"the":[47,54,61,69,78,85,91],"flow,":[49],"does":[51],"not":[52],"address":[53],"timing":[55],"latency":[57],"problems":[58,74],"introduced":[59],"which":[63],"can":[64],"considerable,":[66],"particularly":[67],"when":[68],"are":[71,75],"pipelined.":[72],"These":[73],"addressed":[76],"IRIS":[79],"tool.":[81],"paper":[83],"describes":[84],"tools,":[86],"their":[87],"interaction":[88],"illustrates":[90],"using":[93],"8-tap":[95],"Transpose-Form":[96],"Retimed":[97],"Delayed":[98],"LMS":[99],"(TF-RDLMS)":[100],"adaptive":[101],"filter.":[102]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}