{"id":"https://openalex.org/W2152926077","doi":"https://doi.org/10.1109/fpt.2002.1188658","title":"FPGAs as meta-platforms for embedded systems","display_name":"FPGAs as meta-platforms for embedded systems","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2152926077","doi":"https://doi.org/10.1109/fpt.2002.1188658","mag":"2152926077"},"language":"en","primary_location":{"id":"doi:10.1109/fpt.2002.1188658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070921981","display_name":"Patrick Lysaght","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Lysaght","raw_affiliation_strings":["Xilinx Research Laboratories, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Xilinx Research Laboratories, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5070921981"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":1.1623,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78454758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8969128131866455},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7194679379463196},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6670790314674377},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6633506417274475},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5870616436004639},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5499996542930603},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5162108540534973},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5039543509483337},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4946694076061249},{"id":"https://openalex.org/keywords/principal","display_name":"Principal (computer security)","score":0.461238831281662},{"id":"https://openalex.org/keywords/code-refactoring","display_name":"Code refactoring","score":0.4316751956939697},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41541823744773865},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18825501203536987},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.07929190993309021}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8969128131866455},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7194679379463196},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6670790314674377},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6633506417274475},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5870616436004639},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5499996542930603},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5162108540534973},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5039543509483337},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4946694076061249},{"id":"https://openalex.org/C144559511","wikidata":"https://www.wikidata.org/wiki/Q2986279","display_name":"Principal (computer security)","level":2,"score":0.461238831281662},{"id":"https://openalex.org/C152752567","wikidata":"https://www.wikidata.org/wiki/Q116877","display_name":"Code refactoring","level":3,"score":0.4316751956939697},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41541823744773865},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18825501203536987},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.07929190993309021}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpt.2002.1188658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpt.2002.1188658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1529130237","https://openalex.org/W1973515621","https://openalex.org/W2111927499","https://openalex.org/W2115121632","https://openalex.org/W2123654501","https://openalex.org/W2148740615","https://openalex.org/W2151415616","https://openalex.org/W2160642395","https://openalex.org/W6682087946"],"related_works":["https://openalex.org/W2070693700","https://openalex.org/W2097839191","https://openalex.org/W3200538824","https://openalex.org/W2132107645","https://openalex.org/W2505126014","https://openalex.org/W1521892965","https://openalex.org/W2014496217","https://openalex.org/W2130193491","https://openalex.org/W3007361144","https://openalex.org/W4231098049"],"abstract_inverted_index":{"Platform-based":[0],"design":[1,28,47],"is":[2,9,23],"one":[3],"of":[4,27,36,67,77,111,121,134,140],"the":[5,15,25,33,65,71,102,112,118,132,141],"key":[6],"strategies":[7],"that":[8,24,143],"promoted":[10],"for":[11,104],"successfully":[12],"coping":[13],"with":[14,53],"most":[16],"complex,":[17],"system-on-chip":[18],"designs.":[19],"Its":[20],"basic":[21],"premise":[22],"levels":[26],"productivity":[29],"needed":[30],"to":[31,58,93,114,131],"counter":[32],"intrinsic":[34],"complexity":[35],"such":[37],"embedded":[38],"systems":[39],"will":[40,145],"only":[41],"be":[42],"achieved":[43],"by":[44],"extensive,":[45],"planned":[46],"re-use.":[48],"The":[49],"platform":[50],"concept":[51,120],"originated":[52],"ASICs":[54],"but":[55],"evolved":[56],"rapidly":[57],"FPGAs.":[59],"In":[60],"this":[61],"paper,":[62],"we":[63,126],"investigate":[64],"phenomenon":[66],"FPGA":[68,136],"platforms":[69,137],"using":[70],"Xilinx":[72],"Virtex/spl":[73],"trade/-II":[74],"Pro":[75],"series":[76],"Platform":[78,106],"FPGAs":[79,107],"as":[80,108,130],"our":[81],"reference":[82],"model.":[83],"We":[84,100],"identify":[85],"and":[86,91,138],"categorize":[87],"their":[88,97],"principal":[89],"characteristics":[90],"seek":[92],"differentiate":[94],"them":[95],"from":[96],"ASIC":[98],"predecessors.":[99],"make":[101],"case":[103],"regarding":[105],"meta-platforms":[109],"because":[110],"extent":[113],"which":[115],"they":[116],"extend":[117],"original":[119],"platform-based":[122],"design.":[123],"Looking":[124],"forward,":[125],"offer":[127],"some":[128,139],"conjectures":[129],"nature":[133],"future":[135],"challenges":[142],"researchers":[144],"face.":[146]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}