{"id":"https://openalex.org/W7140692658","doi":"https://doi.org/10.1109/fpl68686.2025.00068","title":"Compile in Seconds and Run on an FPGA with DynaRapid","display_name":"Compile in Seconds and Run on an FPGA with DynaRapid","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140692658","doi":"https://doi.org/10.1109/fpl68686.2025.00068"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050028045","display_name":"Andrea Guerrieri","orcid":"https://orcid.org/0000-0002-2104-7452"},"institutions":[{"id":"https://openalex.org/I4210129267","display_name":"HES-SO Valais-Wallis","ror":"https://ror.org/03r5zec51","country_code":"CH","type":"education","lineage":["https://openalex.org/I173439891","https://openalex.org/I4210129267"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Andrea Guerrieri","raw_affiliation_strings":["HES-SO Valais-Wallis, School of Engineering,Sion,Switzerland"],"affiliations":[{"raw_affiliation_string":"HES-SO Valais-Wallis, School of Engineering,Sion,Switzerland","institution_ids":["https://openalex.org/I4210129267"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130665844","display_name":"Isaac John Wetenkamp","orcid":null},"institutions":[{"id":"https://openalex.org/I4210129267","display_name":"HES-SO Valais-Wallis","ror":"https://ror.org/03r5zec51","country_code":"CH","type":"education","lineage":["https://openalex.org/I173439891","https://openalex.org/I4210129267"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Isaac John Wetenkamp","raw_affiliation_strings":["HES-SO Valais-Wallis, School of Engineering,Sion,Switzerland"],"affiliations":[{"raw_affiliation_string":"HES-SO Valais-Wallis, School of Engineering,Sion,Switzerland","institution_ids":["https://openalex.org/I4210129267"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130681973","display_name":"Chris Lavin","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chris Lavin","raw_affiliation_strings":["AMD Research, Advanced Development"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Development","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["AMD Research, Advanced Development"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Development","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5121287236","display_name":"Lana Josipovic","orcid":null},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Lana Josipovi\u0107","raw_affiliation_strings":["ETH Zurich,Department of Information Technology and Electrical Engineering,Zurich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich,Department of Information Technology and Electrical Engineering,Zurich,Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020575991","display_name":"Paolo Ienne","orcid":"https://orcid.org/0000-0002-6142-7345"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Paolo Ienne","raw_affiliation_strings":["EPFL, School of Computer and Communication Sciences,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"EPFL, School of Computer and Communication Sciences,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5050028045"],"corresponding_institution_ids":["https://openalex.org/I4210129267"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67401825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.14990000426769257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.14990000426769257,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.14589999616146088,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13660000264644623,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4147000014781952},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.3637000024318695},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.32749998569488525},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.2500999867916107}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6437000036239624},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4147000014781952},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37860000133514404},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.3637000024318695},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.32749998569488525},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3068999946117401},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.2500999867916107},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.24570000171661377},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23770000040531158},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22750000655651093}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00068","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00068","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W4403279042"],"related_works":[],"abstract_inverted_index":{"FPGAs":[0,69],"are":[1],"highly":[2],"versatile":[3],"devices,":[4],"but":[5],"their":[6],"backend":[7],"compilation":[8,16,24,55],"process":[9],"is":[10,51,74],"significantly":[11],"time-consuming.":[12],"While":[13],"software":[14],"code":[15],"may":[17],"take":[18],"just":[19],"a":[20,52,60],"few":[21],"seconds,":[22,63],"FPGA":[23],"times":[25],"can":[26],"often":[27],"span":[28],"from":[29],"several":[30],"minutes":[31],"to":[32,35],"hours":[33],"due":[34],"the":[36,39,43],"complexity":[37],"of":[38,62],"underlying":[40],"toolchain":[41],"and":[42],"ever-growing":[44],"device":[45],"capacity.":[46],"DynaRapid":[47,72],"<sup":[48],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[49],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[50],"very":[53],"fast":[54],"methodology":[56],"that":[57],"generates,":[58],"in":[59,76],"matter":[61],"placed-and-routed":[64],"kernel":[65],"designs":[66],"for":[67],"AMD":[68],"[1]":[70],"The":[71],"workflow":[73],"illustrated":[75],"Figure":[77],"1.":[78]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}