{"id":"https://openalex.org/W7140507981","doi":"https://doi.org/10.1109/fpl68686.2025.00063","title":"FPGAs with FABulous \u2013 Framework and Chips","display_name":"FPGAs with FABulous \u2013 Framework and Chips","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140507981","doi":"https://doi.org/10.1109/fpl68686.2025.00063"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":true,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072188610","display_name":"Myrtle Shah","orcid":"https://orcid.org/0000-0002-5410-1646"},"institutions":[{"id":"https://openalex.org/I4210159664","display_name":"Stansted Fluid Power (United Kingdom)","ror":"https://ror.org/050m55h61","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210159664"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Myrtle Shah","raw_affiliation_strings":["ChipFlow"],"affiliations":[{"raw_affiliation_string":"ChipFlow","institution_ids":["https://openalex.org/I4210159664"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081072939","display_name":"King Lok Chung","orcid":"https://orcid.org/0000-0002-7917-2803"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"King Lok Chung","raw_affiliation_strings":["University of Manchester"],"affiliations":[{"raw_affiliation_string":"University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130640911","display_name":"Jonas Kuenstler","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Jonas Kuenstler","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Marcel Jung","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Marcel Jung","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5123281708","display_name":"Jakob Ternes","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Jakob Ternes","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130643986","display_name":"Asma Mohsin","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Asma Mohsin","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130668106","display_name":"Gennadiy Knis","orcid":null},"institutions":[{"id":"https://openalex.org/I223822909","display_name":"Heidelberg University","ror":"https://ror.org/038t36y30","country_code":"DE","type":"education","lineage":["https://openalex.org/I223822909"]},{"id":"https://openalex.org/I85384741","display_name":"Heidelberg University","ror":"https://ror.org/04rcqnp59","country_code":"US","type":"education","lineage":["https://openalex.org/I85384741"]}],"countries":["DE","US"],"is_corresponding":false,"raw_author_name":"Gennadiy Knis","raw_affiliation_strings":["University of Heidelberg"],"affiliations":[{"raw_affiliation_string":"University of Heidelberg","institution_ids":["https://openalex.org/I85384741","https://openalex.org/I223822909"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5064000482"],"corresponding_institution_ids":["https://openalex.org/I223822909","https://openalex.org/I85384741"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.78472937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.23250000178813934,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.23250000178813934,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.2313999980688095,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.0722000002861023,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7148000001907349},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6134999990463257},{"id":"https://openalex.org/keywords/ranging","display_name":"Ranging","score":0.5105000138282776},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4733999967575073},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2921999990940094}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7148000001907349},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6636999845504761},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.620199978351593},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6134999990463257},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.5105000138282776},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4733999967575073},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44209998846054077},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34450000524520874},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3257000148296356},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2921999990940094},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2847000062465668},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.2799000144004822}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00063","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00063","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5977211707","display_name":"Functional Oxide Reconfigurable Technologies (FORTE): A Programme Grant","funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2951749218","https://openalex.org/W3129912126","https://openalex.org/W4211122771"],"related_works":[],"abstract_inverted_index":{"FABulous":[0,20,63,110,121,126],"is":[1],"an":[2,17,97],"easy":[3],"usable,":[4],"yet":[5],"powerful":[6],"and":[7,30,34,92,99],"complete":[8],"eFPGA":[9,18,111],"(embedded":[10],"FPGA)":[11],"Framework":[12],"covering":[13],"all":[14,108],"aspects":[15],"of":[16,43],"ecosystem.":[19],"eFPGAs":[21,64],"had":[22,65],"shown":[23],"good":[24],"area":[25],"density":[26],"in":[27,68,102],"both":[28],"standard-cell":[29],"custom":[31,44],"cell":[32],"flows":[33],"the":[35,41,107,114,124],"framework":[36],"allows":[37],"various":[38],"customizations,":[39],"including":[40,123],"integration":[42],"primitives,":[45],"I/O":[46],"cells,":[47],"or":[48,54,104],"complex":[49],"blocks":[50],"like":[51],"CPUs":[52],"cores":[53],"ADCs.":[55],"So":[56],"far,":[57],"more":[58],"than":[59],"10":[60],"chips":[61],"containing":[62],"been":[66],"designed":[67],"technology":[69],"nodes":[70],"ranging":[71],"from":[72],"28-180":[73],"nm":[74],"by":[75],"seven":[76],"different":[77],"universities.":[78],"This":[79],"demo":[80,115],"shows":[81],"how":[82],"embedded":[83],"FPGAs":[84],"(eFPGAs)":[85],"can":[86],"be":[87],"1)":[88],"specified,":[89],"2)":[90],"verified":[91],"tested,":[93],"3)":[94],"integrated":[95],"into":[96],"ASIC,":[98],"4)":[100],"programmed":[101],"Verilog":[103],"VHDL":[105],"using":[106],"open":[109],"framework.":[112],"Moreover,":[113],"will":[116],"showcase":[117],"two":[118],"boards":[119],"featuring":[120],"FPGAs,":[122],"first":[125],"open-everything":[127],"FPGA.":[128]},"counts_by_year":[],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2026-03-27T00:00:00"}