{"id":"https://openalex.org/W7140428879","doi":"https://doi.org/10.1109/fpl68686.2025.00060","title":"Multi-FPGA Programming Using OpenMP","display_name":"Multi-FPGA Programming Using OpenMP","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140428879","doi":"https://doi.org/10.1109/fpl68686.2025.00060"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130642630","display_name":"Pedro Henrique Rosso","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Pedro Henrique Rosso","raw_affiliation_strings":["Institute of Computing, University of Campinas,Campinas,Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, University of Campinas,Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106120964","display_name":"cio","orcid":null},"institutions":[{"id":"https://openalex.org/I181391015","display_name":"Universidade Estadual de Campinas (UNICAMP)","ror":"https://ror.org/04wffgt70","country_code":"BR","type":"education","lineage":["https://openalex.org/I181391015"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Guido Araujo","raw_affiliation_strings":["Institute of Computing, University of Campinas,Campinas,Brazil"],"affiliations":[{"raw_affiliation_string":"Institute of Computing, University of Campinas,Campinas,Brazil","institution_ids":["https://openalex.org/I181391015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5130642630"],"corresponding_institution_ids":["https://openalex.org/I181391015"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.79251912,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2362000048160553,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.2362000048160553,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.13689999282360077,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.07460000365972519,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47540000081062317},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.32710000872612},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3061000108718872},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.3034999966621399},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.26350000500679016}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.751800000667572},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.48420000076293945},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47540000081062317},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3903000056743622},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.32710000872612},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3061000108718872},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3034999966621399},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29120001196861267},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.26350000500679016},{"id":"https://openalex.org/C162319229","wikidata":"https://www.wikidata.org/wiki/Q175263","display_name":"Data structure","level":2,"score":0.25119999051094055}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7245839840","display_name":null,"funder_award_id":"021/09355-2","funder_id":"https://openalex.org/F4320320997","funder_display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo"}],"funders":[{"id":"https://openalex.org/F4320320997","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado de S\u00e3o Paulo","ror":"https://ror.org/02ddkpn78"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W4206396251","https://openalex.org/W4234180294","https://openalex.org/W4402634902"],"related_works":[],"abstract_inverted_index":{"Developing":[0],"multi-FPGA":[1,49],"applications":[2,37,50],"is":[3,23],"a":[4],"complex":[5],"task.":[6],"It":[7],"involves":[8],"using":[9],"several":[10],"tools,":[11],"to":[12,33],"deal":[13],"with":[14],"data":[15],"movement,":[16],"FPGA":[17,35],"usage,":[18],"and":[19,45,48],"application":[20],"execution.":[21],"OMPC-F":[22,40],"an":[24],"OpenMPbased":[25],"framework":[26],"that":[27],"abstracts":[28],"mostly":[29],"of":[30],"the":[31],"effort":[32],"distribute":[34],"accelerated":[36],"in":[38],"cluster.":[39],"uses":[41],"only":[42],"standard":[43],"OpenMP":[44],"supports":[46],"single-":[47],"as":[51,53],"well":[52],"memory-based":[54],"or":[55],"streaming-accelerated":[56],"kernels.":[57]},"counts_by_year":[],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2026-03-27T00:00:00"}