{"id":"https://openalex.org/W7140359886","doi":"https://doi.org/10.1109/fpl68686.2025.00059","title":"Interconnection-Aware Resynthesis for Improving FPGA Physical Design","display_name":"Interconnection-Aware Resynthesis for Improving FPGA Physical Design","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140359886","doi":"https://doi.org/10.1109/fpl68686.2025.00059"},"language":"en","primary_location":{"id":"doi:10.1109/fpl68686.2025.00059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056036095","display_name":"Xiaoke Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Xiaoke Wang","raw_affiliation_strings":["Ghent University,Ghent,Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University,Ghent,Belgium","institution_ids":["https://openalex.org/I2801227569"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I2801227569","display_name":"Ghent University Hospital","ror":"https://ror.org/00xmkp704","country_code":"BE","type":"healthcare","lineage":["https://openalex.org/I2801227569"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Ghent University,Ghent,Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ghent University,Ghent,Belgium","institution_ids":["https://openalex.org/I2801227569"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5056036095"],"corresponding_institution_ids":["https://openalex.org/I2801227569"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.64372183,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7892000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.7892000079154968,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.057999998331069946,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.05209999904036522,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47540000081062317},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.3635999858379364},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.3151000142097473},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.263700008392334},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.2531999945640564}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5958999991416931},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47540000081062317},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4408999979496002},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.3635999858379364},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34360000491142273},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.3151000142097473},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.28540000319480896},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.263700008392334},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2531999945640564},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.2468000054359436}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl68686.2025.00059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:01KMQW5B5CPZEDJMGYKMX4F8E6","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-01KMQW5B5CPZEDJMGYKMX4F8E6","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9798331591533","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.46659213304519653}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2100465945","https://openalex.org/W4406758898"],"related_works":[],"abstract_inverted_index":{"The":[0],"complexity":[1,54],"of":[2,77],"interconnects":[3],"is":[4,17],"a":[5],"critical,":[6],"yet":[7],"often":[8],"underestimated,":[9],"bottleneck":[10],"in":[11],"FPGA":[12,15],"physical":[13],"design.":[14],"compilation":[16],"increasingly":[18],"dominated":[19],"by":[20],"interconnect":[21,48],"complexity,":[22],"which":[23],"limits":[24],"routability":[25],"and":[26,30,47,65,72,91],"slows":[27],"down":[28],"placement":[29],"routing.":[31],"We":[32,50],"propose":[33],"an":[34],"interconnection-aware":[35],"logic":[36,70,97,105],"resynthesis":[37,58],"flow":[38],"that":[39,84],"explicitly":[40],"targets":[41],"netlist":[42],"structures":[43],"with":[44],"high":[45],"fanout":[46],"congestion.":[49],"leverage":[51],"local":[52],"interconnection":[53],"metrics":[55],"to":[56,102],"guide":[57],"decisions.":[59],"By":[60],"allowing":[61],"controlled":[62],"node":[63],"duplication":[64],"restructuring,":[66],"our":[67],"method":[68],"improves":[69],"locality":[71],"wireability":[73],"at":[74],"the":[75,96,100],"expense":[76],"minor":[78],"area":[79],"overhead.":[80],"Preliminary":[81],"results":[82],"show":[83],"this":[85],"strategy":[86],"can":[87],"reduce":[88],"routed":[89],"wirelength":[90],"improve":[92],"timing":[93],"without":[94],"changing":[95],"function,":[98],"suggesting":[99],"potential":[101],"complement":[103],"existing":[104],"synthesis":[106],"pipelines.":[107]},"counts_by_year":[],"updated_date":"2026-04-26T08:31:28.666265","created_date":"2026-03-27T00:00:00"}