{"id":"https://openalex.org/W7140534338","doi":"https://doi.org/10.1109/fpl68686.2025.00058","title":"Reducing FPGA Placement Runtime by Clustering of Netlist Blocks","display_name":"Reducing FPGA Placement Runtime by Clustering of Netlist Blocks","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140534338","doi":"https://doi.org/10.1109/fpl68686.2025.00058"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126799204","display_name":"Markus Rein","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["BE","US"],"is_corresponding":true,"raw_author_name":"Markus Rein","raw_affiliation_strings":["Hardware and Embedded Systems Group, Ghent University,Department of Electronics and Information Systems,Ghent,Belgium"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems Group, Ghent University,Department of Electronics and Information Systems,Ghent,Belgium","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]},{"id":"https://openalex.org/I4210145666","display_name":"Embedded Systems (United States)","ror":"https://ror.org/04742eh45","country_code":"US","type":"company","lineage":["https://openalex.org/I4210145666"]}],"countries":["BE","US"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Hardware and Embedded Systems Group, Ghent University,Department of Electronics and Information Systems,Ghent,Belgium"],"affiliations":[{"raw_affiliation_string":"Hardware and Embedded Systems Group, Ghent University,Department of Electronics and Information Systems,Ghent,Belgium","institution_ids":["https://openalex.org/I4210145666","https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5126799204"],"corresponding_institution_ids":["https://openalex.org/I32597200","https://openalex.org/I4210145666"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67379104,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8442000150680542,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8442000150680542,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.11490000039339066,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.010900000110268593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cluster-analysis","display_name":"Cluster analysis","score":0.5866000056266785},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.5090000033378601},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4544999897480011},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.3312999904155731}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7139999866485596},{"id":"https://openalex.org/C73555534","wikidata":"https://www.wikidata.org/wiki/Q622825","display_name":"Cluster analysis","level":2,"score":0.5866000056266785},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.5090000033378601},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4544999897480011},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3467000126838684},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.3312999904155731},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30959999561309814},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.3066999912261963},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.26570001244544983},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.23520000278949738}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00058","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2048582679","https://openalex.org/W2078174680","https://openalex.org/W2131681506","https://openalex.org/W2132202037","https://openalex.org/W2787585504","https://openalex.org/W2904206058","https://openalex.org/W4410344137"],"related_works":[],"abstract_inverted_index":{"The":[0],"physical":[1],"design":[2],"phase":[3],"of":[4,14,34],"FPGA":[5],"programming":[6],"includes":[7],"the":[8,15,35,78],"placement":[9,30,36,53,57,65],"step,":[10],"where":[11],"logic":[12],"blocks":[13,42],"netlist":[16,47],"are":[17],"mapped":[18],"to":[19,66,86],"hardware":[20],"primitives.":[21],"This":[22],"work":[23],"explores":[24],"an":[25,63,93],"hierarchical":[26],"strategy":[27],"for":[28,95],"initial":[29],"that":[31,77],"reduces":[32],"complexity":[33],"problem":[37],"by":[38,71],"first":[39],"grouping":[40],"related":[41],"into":[43],"clusters.":[44],"Such":[45],"reduced":[46],"could":[48],"further":[49,96],"be":[50],"used":[51],"during":[52],"optimization.":[54],"Here,":[55],"a":[56],"is":[58],"made":[59],"in":[60],"two":[61],"stages:":[62],"intercluster":[64],"determine":[67],"coarse":[68],"locations,":[69],"followed":[70],"intra-cluster":[72],"refinement.":[73],"Experimental":[74],"results":[75],"demonstrate":[76],"approach":[79],"achieves":[80],"comparable":[81],"timing":[82],"and":[83],"wirelength":[84],"quality":[85],"existing":[87],"methods,":[88],"although":[89],"runtime":[90],"performance":[91],"remains":[92],"area":[94],"tweaks.":[97]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}