{"id":"https://openalex.org/W7140458299","doi":"https://doi.org/10.1109/fpl68686.2025.00056","title":"Using Data to Reduce Uncertainty in FPGA Routing","display_name":"Using Data to Reduce Uncertainty in FPGA Routing","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140458299","doi":"https://doi.org/10.1109/fpl68686.2025.00056"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057765982","display_name":"Andrew David Gunter","orcid":"https://orcid.org/0000-0003-2541-5125"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Andrew David Gunter","raw_affiliation_strings":["The University of British Columbia,Department of Electrical & Computer Engineering,Vancouver,Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia,Department of Electrical & Computer Engineering,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5130660038","display_name":"Steven J E Wilton","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J E Wilton","raw_affiliation_strings":["The University of British Columbia,Department of Electrical & Computer Engineering,Vancouver,Canada"],"affiliations":[{"raw_affiliation_string":"The University of British Columbia,Department of Electrical & Computer Engineering,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5057765982"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67370394,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6233000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.6233000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0575999990105629,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.05730000138282776,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.8023999929428101},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7975999712944031},{"id":"https://openalex.org/keywords/ideal","display_name":"Ideal (ethics)","score":0.49459999799728394},{"id":"https://openalex.org/keywords/closure","display_name":"Closure (psychology)","score":0.36980000138282776},{"id":"https://openalex.org/keywords/network-routing","display_name":"Network routing","score":0.3578000068664551},{"id":"https://openalex.org/keywords/retard","display_name":"Retard","score":0.3294999897480011}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.8023999929428101},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7975999712944031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6292999982833862},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5282999873161316},{"id":"https://openalex.org/C2776639384","wikidata":"https://www.wikidata.org/wiki/Q840396","display_name":"Ideal (ethics)","level":2,"score":0.49459999799728394},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.36980000138282776},{"id":"https://openalex.org/C2983435990","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Network routing","level":3,"score":0.3578000068664551},{"id":"https://openalex.org/C2777131613","wikidata":"https://www.wikidata.org/wiki/Q18394147","display_name":"Retard","level":2,"score":0.3294999897480011},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.32519999146461487},{"id":"https://openalex.org/C87044965","wikidata":"https://www.wikidata.org/wiki/Q1091139","display_name":"Enhanced Interior Gateway Routing Protocol","level":5,"score":0.3140999972820282},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.30320000648498535},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2930000126361847},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2799000144004822},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.27790001034736633},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.26600000262260437},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.2644999921321869},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.258899986743927}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.48387378454208374,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2275304190","https://openalex.org/W4383749600"],"related_works":[],"abstract_inverted_index":{"The":[0],"prefabricated":[1],"resources":[2],"in":[3,13,78],"a":[4,26,54,63],"field-programmable":[5],"gate":[6],"array":[7],"(FPGA)":[8],"can":[9],"pose":[10],"challenges":[11],"resulting":[12],"unexpectedly":[14],"long":[15,49],"routing":[16,28,114],"times.":[17],"This":[18],"sometimes":[19],"leads":[20,67],"to":[21,59,62,68,84,94],"FPGA":[22,45,110],"engineers":[23],"prematurely":[24],"terminating":[25],"viable":[27],"run":[29,55],"because":[30],"they":[31],"mistakenly":[32],"believe":[33],"the":[34,44],"lengthy":[35],"runtime":[36,115],"indicates":[37],"an":[38,87],"unroutable":[39],"design.":[40],"In":[41,97],"other":[42],"cases,":[43],"engineer":[46],"may":[47],"wait":[48],"periods":[50],"of":[51],"time":[52,69],"on":[53,71],"that":[56],"is":[57,82],"doomed":[58],"never":[60,74],"converge":[61],"solution.":[64],"As":[65],"this":[66,98],"wasted":[70],"runs":[72],"which":[73],"reach":[75],"design":[76,111],"closure":[77],"either":[79],"case,":[80],"it":[81],"ideal":[83],"instead":[85],"have":[86],"ML":[88],"model":[89],"decide":[90],"whether":[91],"or":[92],"not":[93],"terminate":[95],"routing.":[96,118],"work,":[99],"we":[100],"introduce":[101],"data-driven":[102],"machine":[103],"learning":[104],"(ML)":[105],"techniques":[106],"for":[107],"predicting":[108],"both":[109],"routability":[112],"and":[113],"continuously":[116],"during":[117]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}