{"id":"https://openalex.org/W7140505309","doi":"https://doi.org/10.1109/fpl68686.2025.00038","title":"Maximum FPGA: A 32K-Point 32-Parallel Floating Point FFT","display_name":"Maximum FPGA: A 32K-Point 32-Parallel Floating Point FFT","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140505309","doi":"https://doi.org/10.1109/fpl68686.2025.00038"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Altera Corporation,UK"],"affiliations":[{"raw_affiliation_string":"Altera Corporation,UK","institution_ids":["https://openalex.org/I4210094575"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[{"id":"https://openalex.org/I22433950","display_name":"Altera (United States)","ror":"https://ror.org/017b7j426","country_code":"US","type":"company","lineage":["https://openalex.org/I22433950"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Altera Corporation,France"],"affiliations":[{"raw_affiliation_string":"Altera Corporation,France","institution_ids":["https://openalex.org/I22433950"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5082265695"],"corresponding_institution_ids":["https://openalex.org/I4210094575"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.75710888,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.7437000274658203,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.7437000274658203,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.19760000705718994,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.012500000186264515,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.46709999442100525},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.3822999894618988},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.29159998893737793},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.26930001378059387},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.2689000070095062}],"concepts":[{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4823000133037567},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.46709999442100525},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.42649999260902405},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3853999972343445},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.3822999894618988},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2971999943256378},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.29159998893737793},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.26930001378059387},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2689000070095062},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.257999986410141}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00038","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.600680410861969,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1979502974","https://openalex.org/W2024381286","https://openalex.org/W2040722951","https://openalex.org/W2108313553","https://openalex.org/W2296555911","https://openalex.org/W2551625567","https://openalex.org/W2799420360","https://openalex.org/W3008619650","https://openalex.org/W3125571220","https://openalex.org/W3179259833","https://openalex.org/W4231896027","https://openalex.org/W4243564683"],"related_works":[],"abstract_inverted_index":{"FPGAs":[0,132],"offer":[1],"a":[2,31,38,63,82],"powerful":[3],"and":[4,19,58],"flexible":[5],"platform":[6],"to":[7,128,133,160,168],"build":[8],"complex":[9,50],"systems":[10],"on.":[11],"But":[12],"the":[13,88,104,108,144,161],"potential":[14],"-":[15,22],"both":[16],"in":[17,70,81,111],"density":[18,69,135],"clock":[20],"frequency":[21,106],"is":[23,103],"often":[24],"missed.":[25],"In":[26,91],"this":[27,117],"work":[28,118],"we":[29,166],"present":[30],"massively":[32],"parallel":[33,164],"FFT,":[34],"which":[35,102],"can":[36,59,125,147],"process":[37],"32":[39],"K":[40],"point":[41],"FFT":[42,145],"with":[43,136],"32-parallel":[44],"IEEE-754":[45],"single-precision":[46],"floatingpoint":[47,112],"streams":[48],"of":[49,87,107,116,153],"data.":[51],"Each":[52],"core":[53],"uses":[54],"1281":[55],"DSP":[56,67,109],"Blocks,":[57],"be":[60,126,148],"packed":[61],"into":[62],"near":[64],"100":[65],"%":[66,86],"Block":[68,110],"an":[71],"Altera":[72],"Agilex-7":[73],"FPGA.":[74],"Six":[75],"such":[76],"cores":[77],"have":[78],"been":[79],"instantiated":[80],"system,":[83],"using":[84],"90":[85],"device":[89],"capability.":[90],"all":[92,151],"cases":[93],"our":[94,170],"designs":[95],"close":[96],"timing":[97],"at":[98],"nearly":[99],"770":[100],"MHz,":[101],"restricted":[105],"mode.":[113],"The":[114],"contributions":[115],"are":[119],"manifold.":[120],"We":[121,139],"demonstrate":[122,169],"approaches":[123],"that":[124,146],"used":[127,149],"fill":[129],"even":[130],"larger":[131],"high":[134,137],"performance.":[138],"also":[140],"introduce":[141],"optimizations":[142],"for":[143],"by":[150],"types":[152],"(including":[154],"non-FFT)":[155],"applications,":[156],"from":[157],"simple":[158],"implementations":[159],"very":[162],"large":[163],"examples":[165],"use":[167],"research.":[171]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}