{"id":"https://openalex.org/W7140721912","doi":"https://doi.org/10.1109/fpl68686.2025.00033","title":"Routino: Accelerating FPGA Routing Through Efficient Memory Representation","display_name":"Routino: Accelerating FPGA Routing Through Efficient Memory Representation","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140721912","doi":"https://doi.org/10.1109/fpl68686.2025.00033"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130650227","display_name":"Davide Nicolini","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Davide Nicolini","raw_affiliation_strings":["Politecnico di Torino,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018567565","display_name":"Corrado De Sio","orcid":"https://orcid.org/0000-0003-4212-3052"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Corrado De Sio","raw_affiliation_strings":["Politecnico di Torino,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043895501","display_name":"Eleonora Vacca","orcid":"https://orcid.org/0000-0002-7573-1815"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Eleonora Vacca","raw_affiliation_strings":["Politecnico di Torino,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Sterpone","raw_affiliation_strings":["Politecnico di Torino,Turin,Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5130650227"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67405612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"09"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5263000130653381,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.5263000130653381,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.16529999673366547,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.13169999420642853,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.4853000044822693},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.44699999690055847},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.40689998865127563},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3127000033855438},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.3012999892234802}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6952999830245972},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.4853000044822693},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.44699999690055847},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.40689998865127563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31940001249313354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.31279999017715454},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3127000033855438},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.3012999892234802},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2741999924182892},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.265500009059906},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.26080000400543213}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6135759353637695,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2005602803","https://openalex.org/W2102892811","https://openalex.org/W2124618076","https://openalex.org/W2139637699","https://openalex.org/W2769248696","https://openalex.org/W2891839221","https://openalex.org/W2915693550","https://openalex.org/W3093982621","https://openalex.org/W4232904085","https://openalex.org/W4246306476","https://openalex.org/W4368232696","https://openalex.org/W4403278520"],"related_works":[],"abstract_inverted_index":{"The":[0],"rapid":[1],"increase":[2],"in":[3,28],"the":[4,14,17,23,37,67],"complexity":[5],"of":[6,16,100,108,111],"Field-Programmable":[7],"Gate":[8],"Arrays":[9],"(FPGAs)":[10],"is":[11],"significantly":[12,71],"impacting":[13],"efficiency":[15,31],"design":[18],"implementation":[19],"flow.":[20],"In":[21],"particular,":[22],"routing":[24,109],"process":[25],"presents":[26],"challenges":[27],"achieving":[29,81,94],"computational":[30],"and":[32,41,55,83,104],"reducing":[33],"time-to-solution":[34],"due":[35],"to":[36,59,80,91],"increasing":[38],"on-chip":[39],"resources":[40],"device":[42],"complexity.":[43],"This":[44],"work":[45],"introduces":[46],"a":[47,78],"novel":[48],"router":[49],"that":[50],"leverages":[51],"optimized":[52],"data":[53],"structures":[54],"memory":[56,61,75,97],"access":[57],"patterns":[58],"minimize":[60],"consumption.":[62],"Experimental":[63],"results":[64],"prove":[65],"how":[66],"proposed":[68],"approach":[69],"can":[70],"reduce":[72],"time-to-solution,":[73],"identifying":[74],"consumption":[76],"as":[77],"barrier":[79],"scalability":[82],"proposing":[84],"solutions":[85],"based":[86],"on":[87],"FPGA":[88],"modular":[89],"architecture":[90],"face":[92],"it,":[93],"an":[95,105],"average":[96,106],"usage":[98],"reduction":[99],"about":[101],"90":[102],"%":[103],"decrease":[107],"time":[110],"40":[112],"%.":[113]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}