{"id":"https://openalex.org/W7140848240","doi":"https://doi.org/10.1109/fpl68686.2025.00032","title":"Programmable Congestion Generator for Evaluating FPGA Interconnect Robustness","display_name":"Programmable Congestion Generator for Evaluating FPGA Interconnect Robustness","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140848240","doi":"https://doi.org/10.1109/fpl68686.2025.00032"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130711849","display_name":"Atreyee Saha","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":true,"raw_author_name":"Atreyee Saha","raw_affiliation_strings":["Advanced Micro Devices, Inc,Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc,Hyderabad,India","institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130631590","display_name":"Sandesh Goyal","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Sandesh Goyal","raw_affiliation_strings":["Advanced Micro Devices, Inc,Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc,Hyderabad,India","institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081030795","display_name":"Aashish Tripathi","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Aashish Tripathi","raw_affiliation_strings":["Advanced Micro Devices, Inc,Hyderabad,India"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc,Hyderabad,India","institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5130711849"],"corresponding_institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67424168,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"09"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.36500000953674316,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.36500000953674316,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.19179999828338623,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.10930000245571136,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6308000087738037},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5480999946594238},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.490200012922287},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.35929998755455017},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.30090001225471497}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6308000087738037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.603600025177002},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5480999946594238},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.490200012922287},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42260000109672546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41029998660087585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3774000108242035},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.35929998755455017},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32260000705718994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3021000027656555},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.30090001225471497},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.29280000925064087},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.28619998693466187},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.25699999928474426}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00032","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00032","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.40033042430877686,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1669973258","https://openalex.org/W2003258276","https://openalex.org/W2007049691","https://openalex.org/W2007959382","https://openalex.org/W2048582679","https://openalex.org/W2122674270","https://openalex.org/W2134401041","https://openalex.org/W2137381762","https://openalex.org/W2295803031","https://openalex.org/W3185136323","https://openalex.org/W4255593206"],"related_works":[],"abstract_inverted_index":{"The":[0],"interconnect":[1],"(INT)":[2],"micro-architecture":[3],"of":[4,16,23,28,118],"field":[5],"programmable":[6,59],"gate":[7],"arrays":[8],"(FPGAs)":[9],"is":[10],"critical":[11],"for":[12,79],"routability":[13],"and":[14,48,114],"performance":[15],"designs.":[17],"Traditional":[18],"method":[19,39],"to":[20,69,89,99,125],"evaluate":[21],"robustness":[22],"INT":[24,36,119],"involves":[25],"comparing":[26],"congestion":[27,60,72,91],"real":[29],"or":[30,76],"synthetic":[31],"design":[32],"implementations":[33],"on":[34],"competing":[35],"architectures.":[37],"This":[38,105],"conflates":[40],"routing":[41,103,131],"challenges":[42],"with":[43,66,92],"placement":[44,67],"quality,":[45],"floorplan":[46],"constraints,":[47],"device":[49],"utilization.":[50],"To":[51],"address":[52],"this":[53,84],"limitation,":[54],"we":[55],"propose":[56],"a":[57,96,122],"methodology,":[58],"generator":[61],"(PCG),":[62],"that":[63],"generates":[64],"netlists":[65],"constraints":[68],"achieve":[70],"targeted":[71],"stress,":[73],"isolating":[74],"directional":[75],"wirelength":[77],"biases":[78],"architectural":[80,127],"evaluation.":[81],"Examples":[82],"in":[83],"paper":[85],"demonstrate":[86],"the":[87,108,115],"ability":[88],"induce":[90],"precision,":[93],"providing":[94],"architects":[95],"direct":[97],"means":[98],"validate":[100],"hypotheses":[101],"about":[102],"resources.":[104],"work":[106],"bridges":[107],"gap":[109],"between":[110],"existing":[111],"benchmark-generation":[112],"techniques":[113],"practical":[116],"requirements":[117],"design,":[120],"offering":[121],"systematic":[123],"framework":[124],"stress-test":[126],"innovations":[128],"under":[129],"quantifiable":[130],"constraints.":[132]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}