{"id":"https://openalex.org/W7140566263","doi":"https://doi.org/10.1109/fpl68686.2025.00019","title":"Multiplexer Optimizations for Virtex FPGAs","display_name":"Multiplexer Optimizations for Virtex FPGAs","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140566263","doi":"https://doi.org/10.1109/fpl68686.2025.00019"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034328761","display_name":"Nicolai Fiege","orcid":"https://orcid.org/0000-0002-4357-2119"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Nicolai Fiege","raw_affiliation_strings":["University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany","institution_ids":["https://openalex.org/I106157433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044651870","display_name":"Martin Hardieck","orcid":null},"institutions":[{"id":"https://openalex.org/I169556180","display_name":"GSI Helmholtz Centre for Heavy Ion Research","ror":"https://ror.org/02k8cbn47","country_code":"DE","type":"facility","lineage":["https://openalex.org/I1305996414","https://openalex.org/I169556180"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Martin Hardieck","raw_affiliation_strings":["GSI Helmholtzzentrum für Schwerionenforschung GmbH,Darmstadt,Germany"],"affiliations":[{"raw_affiliation_string":"GSI Helmholtzzentrum für Schwerionenforschung GmbH,Darmstadt,Germany","institution_ids":["https://openalex.org/I169556180"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002067478","display_name":"Peter Zipf","orcid":"https://orcid.org/0000-0003-4725-4246"},"institutions":[{"id":"https://openalex.org/I106157433","display_name":"University of Kassel","ror":"https://ror.org/04zc7p361","country_code":"DE","type":"education","lineage":["https://openalex.org/I106157433"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Peter Zipf","raw_affiliation_strings":["University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany"],"affiliations":[{"raw_affiliation_string":"University of Kassel,Department of Electrical Engineering and Computer Science,Kassel,Germany","institution_ids":["https://openalex.org/I106157433"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034328761"],"corresponding_institution_ids":["https://openalex.org/I106157433"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.79175855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"55","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.23260000348091125,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.23260000348091125,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.17090000212192535,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.1362999975681305,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.9337000250816345},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7269999980926514},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5680999755859375},{"id":"https://openalex.org/keywords/word","display_name":"Word (group theory)","score":0.4726000130176544},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4537999927997589},{"id":"https://openalex.org/keywords/resource-allocation","display_name":"Resource allocation","score":0.42719998955726624},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.387800008058548},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.36629998683929443},{"id":"https://openalex.org/keywords/scale","display_name":"Scale (ratio)","score":0.34380000829696655}],"concepts":[{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.9337000250816345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.757099986076355},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7269999980926514},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5680999755859375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48010000586509705},{"id":"https://openalex.org/C90805587","wikidata":"https://www.wikidata.org/wiki/Q10944557","display_name":"Word (group theory)","level":2,"score":0.4726000130176544},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45579999685287476},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4537999927997589},{"id":"https://openalex.org/C29202148","wikidata":"https://www.wikidata.org/wiki/Q287260","display_name":"Resource allocation","level":2,"score":0.42719998955726624},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39340001344680786},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.387800008058548},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.37049999833106995},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.36629998683929443},{"id":"https://openalex.org/C2778755073","wikidata":"https://www.wikidata.org/wiki/Q10858537","display_name":"Scale (ratio)","level":2,"score":0.34380000829696655},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.3287000060081482},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.3273000121116638},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.3131999969482422},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.31029999256134033},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.28790000081062317},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2802000045776367},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2777000069618225},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.27459999918937683},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.27219998836517334},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.2669999897480011},{"id":"https://openalex.org/C115051666","wikidata":"https://www.wikidata.org/wiki/Q6522493","display_name":"Ranging","level":2,"score":0.2662999927997589},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26570001244544983},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2612999975681305},{"id":"https://openalex.org/C2780609101","wikidata":"https://www.wikidata.org/wiki/Q17156588","display_name":"Resource management (computing)","level":2,"score":0.2565000057220459},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2515000104904175}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5911024808883667,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2102404619","https://openalex.org/W2120765732","https://openalex.org/W2137966900","https://openalex.org/W2167407365","https://openalex.org/W2527998798","https://openalex.org/W2739108965","https://openalex.org/W3000062206","https://openalex.org/W4226439885","https://openalex.org/W4236186638","https://openalex.org/W4321637214","https://openalex.org/W4385211388","https://openalex.org/W4404637342"],"related_works":[],"abstract_inverted_index":{"Multiplexers":[0],"(MUX)":[1],"are":[2],"essential":[3],"elements":[4],"in":[5,12,86],"FieldProgrammable":[6],"Gate":[7],"Arrays":[8],"(FPGA),":[9],"widely":[10],"used":[11],"practical":[13],"applications.":[14],"Due":[15],"to":[16,60,97],"the":[17,44],"LUT-based":[18],"architecture":[19],"of":[20],"FPGAs,":[21],"multiplexers":[22],"that":[23,71],"switch":[24],"among":[25],"many":[26],"signals":[27],"or":[28],"operate":[29],"on":[30],"large":[31],"word":[32,46],"sizes":[33],"incur":[34],"significant":[35],"resource":[36,62,73,84],"costs,":[37],"as":[38],"these":[39],"costs":[40],"scale":[41],"linearly":[42],"with":[43],"data":[45],"size.":[47],"Vivado's":[48],"automatic":[49],"synthesis":[50],"flow":[51],"often":[52],"produces":[53],"sub-optimal":[54],"MUX":[55,68],"implementations,":[56],"necessitating":[57],"hand-crafted":[58],"solutions":[59],"minimize":[61],"overhead.":[63],"Here,":[64],"we":[65],"present":[66],"three":[67],"implementation":[69],"schemes":[70],"reduce":[72],"usage":[74],"for":[75],"various":[76],"input":[77],"signal":[78],"counts.":[79],"These":[80],"optimizations":[81],"enable":[82],"enhanced":[83],"efficiency":[85],"applications":[87],"ranging":[88],"from":[89],"circuits":[90],"generated":[91],"by":[92],"High-Level":[93],"Synthesis":[94],"(HLS)":[95],"tools":[96],"optimized":[98],"digital":[99],"filters":[100],"and":[101],"artificial":[102],"neural":[103],"networks.":[104]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}