{"id":"https://openalex.org/W7140497416","doi":"https://doi.org/10.1109/fpl68686.2025.00016","title":"Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage","display_name":"Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140497416","doi":"https://doi.org/10.1109/fpl68686.2025.00016"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5130714618","display_name":"Junius Pun","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Junius Pun","raw_affiliation_strings":["Nanyang Technological University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanyang Technological University","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5094114735","display_name":"Xilai Dai","orcid":"https://orcid.org/0009-0009-9802-9402"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xilai Dai","raw_affiliation_strings":["Cornell University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028606671","display_name":"Grace Zgheib","orcid":"https://orcid.org/0000-0002-1476-2984"},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Grace Zgheib","raw_affiliation_strings":["Altera"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera","institution_ids":["https://openalex.org/I4210094575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084931826","display_name":"Mahesh Iyer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094575","display_name":"Altera (United Kingdom)","ror":"https://ror.org/00m96gg93","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210094575"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mahesh A. Iyer","raw_affiliation_strings":["Altera"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Altera","institution_ids":["https://openalex.org/I4210094575"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090801235","display_name":"Andrew Boutros","orcid":"https://orcid.org/0000-0002-8044-1644"},"institutions":[{"id":"https://openalex.org/I151746483","display_name":"University of Waterloo","ror":"https://ror.org/01aff2v68","country_code":"CA","type":"education","lineage":["https://openalex.org/I151746483"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andrew Boutros","raw_affiliation_strings":["University of Waterloo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Waterloo","institution_ids":["https://openalex.org/I151746483"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130644496","display_name":"Vaughn Betz","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["University of Toronto"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Toronto","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010814272","display_name":"Mohamed S. Abdelfattah","orcid":"https://orcid.org/0000-0002-4568-8932"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohamed S. Abdelfattah","raw_affiliation_strings":["Cornell University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cornell University","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5130714618"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.78675565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4528000056743622,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.4528000056743622,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.4221999943256378,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.02539999969303608,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.585099995136261},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5101000070571899},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.48559999465942383},{"id":"https://openalex.org/keywords/chain","display_name":"Chain (unit)","score":0.3959999978542328},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.38420000672340393},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.3253999948501587}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.722100019454956},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.585099995136261},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5199000239372253},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5101000070571899},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.48559999465942383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4196999967098236},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3978999853134155},{"id":"https://openalex.org/C199185054","wikidata":"https://www.wikidata.org/wiki/Q552299","display_name":"Chain (unit)","level":2,"score":0.3959999978542328},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.38420000672340393},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.3253999948501587},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29789999127388},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2962999939918518},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.29420000314712524},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.2732999920845032},{"id":"https://openalex.org/C98025372","wikidata":"https://www.wikidata.org/wiki/Q477538","display_name":"Systems architecture","level":3,"score":0.259799987077713}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.4111188054084778}],"awards":[{"id":"https://openalex.org/G3578028409","display_name":null,"funder_award_id":"2303626","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320320766","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1528837436","https://openalex.org/W1966404355","https://openalex.org/W2095258817","https://openalex.org/W2126779549","https://openalex.org/W2138383740","https://openalex.org/W2168493238","https://openalex.org/W2583220202","https://openalex.org/W2614193845","https://openalex.org/W2791673912","https://openalex.org/W2798084934","https://openalex.org/W2903735800","https://openalex.org/W2915933024","https://openalex.org/W2916778556","https://openalex.org/W2918037051","https://openalex.org/W2951537853","https://openalex.org/W2963511748","https://openalex.org/W2963711383","https://openalex.org/W2981240861","https://openalex.org/W3008125474","https://openalex.org/W3033033241","https://openalex.org/W3033506121","https://openalex.org/W3129734321","https://openalex.org/W3131304503","https://openalex.org/W3140847110","https://openalex.org/W4200506235","https://openalex.org/W4368232696","https://openalex.org/W4383749464","https://openalex.org/W4383749542","https://openalex.org/W4388214731","https://openalex.org/W4388740161","https://openalex.org/W4391429102","https://openalex.org/W4391455313","https://openalex.org/W4391718800","https://openalex.org/W4393578753","https://openalex.org/W4402187426","https://openalex.org/W4403278093","https://openalex.org/W4404955792"],"related_works":[],"abstract_inverted_index":{"Flexibility":[0],"and":[1,26,39,76,109,136,159,176,203,205,212],"customization":[2],"are":[3],"key":[4],"strengths":[5],"of":[6,73,95,133,151,194],"Field-Programmable":[7],"Gate":[8],"Arrays":[9],"(FPGAs)":[10],"when":[11],"compared":[12],"to":[13,32,49,56,83,128,155,162,223],"other":[14],"computing":[15],"devices.":[16],"For":[17],"instance,":[18],"FPGAs":[19],"can":[20,27],"efficiently":[21],"implement":[22],"arbitrary-precision":[23],"arithmetic":[24,59],"operations,":[25],"perform":[28],"aggressive":[29],"synthesis":[30],"optimizations":[31],"eliminate":[33],"ineffectual":[34],"operations.":[35],"Motivated":[36],"by":[37,86,237,266],"sparsity":[38],"mixed-precision":[40],"in":[41,105,241],"deep":[42],"neural":[43],"networks":[44],"(DNNs),":[45],"we":[46,120,148],"investigate":[47],"how":[48,242],"optimize":[50],"the":[51,70,96,122,130,134,152,157,163,174,200,208,243],"current":[52],"logic":[53,66,107,125,140,145],"block":[54,67,126],"architecture":[55,127,190,262],"increase":[57],"its":[58],"density.":[60],"We":[61,167],"find":[62],"that":[63,228],"modern":[64,234],"FPGA":[65,181,235,261],"architectures":[68,236],"prevent":[69],"independent":[71],"use":[72,132,149],"adder":[74,80,164,244],"chains,":[75],"instead":[77],"only":[78,92],"allow":[79],"chain":[81,165,245],"inputs":[82,154],"be":[84,102],"fed":[85],"look-up":[87],"table":[88],"(LUT)":[89],"outputs.":[90],"This":[91],"allows":[93],"one":[94,106],"two":[97],"primitives\u2014either":[98],"adders":[99,135],"or":[100],"LUTs\u2014to":[101],"used":[103],"independently":[104],"element":[108],"prevents":[110],"their":[111],"concurrent":[112,131],"use,":[113],"hampering":[114],"area":[115,192,217],"optimizations.":[116],"In":[117],"this":[118],"work,":[119],"propose":[121],"Double":[123,259],"Duty":[124,260],"enable":[129],"LUTs":[137,158],"within":[138],"a":[139,188],"element.":[141],"Without":[142],"adding":[143,238],"expensive":[144],"cluster":[146],"inputs,":[147],"4":[150],"existing":[153],"bypass":[156],"connect":[160],"directly":[161],"inputs.":[166],"accurately":[168],"model":[169],"our":[170,253,258],"changes":[171],"at":[172],"both":[173],"circuit":[175],"CAD":[177],"levels":[178],"using":[179],"open-source":[180],"development":[182],"tools.":[183],"Our":[184],"experimental":[185],"evaluation":[186],"on":[187,196,207,233],"Stratix-10-like":[189],"demonstrates":[191],"reductions":[193],"21.6%":[195],"adder-intensive":[197],"circuits":[198,251],"from":[199,252],"Kratos":[201],"benchmarks,":[202],"9.3%":[204],"8.2%":[206],"more":[209,239],"general":[210],"Koios":[211],"VTR":[213],"benchmarks":[214],"respectively.":[215],"These":[216],"improvements":[218],"come":[219],"without":[220],"an":[221],"impact":[222],"critical":[224],"path":[225],"delay,":[226],"demonstrating":[227],"higher":[229],"density":[230],"is":[231,246],"feasible":[232],"flexibility":[240],"used.":[247],"Averaged":[248],"across":[249],"all":[250],"three":[254],"evaluated":[255],"benchmark":[256],"set,":[257],"improves":[263],"area-delay":[264],"product":[265],"9.7%.":[267]},"counts_by_year":[],"updated_date":"2026-05-03T08:25:01.440150","created_date":"2026-03-27T00:00:00"}