{"id":"https://openalex.org/W7140522235","doi":"https://doi.org/10.1109/fpl68686.2025.00015","title":"FLAIC: A Novel FPGA Logic Architecture via Fine-Grained Cut Topology Analysis","display_name":"FLAIC: A Novel FPGA Logic Architecture via Fine-Grained Cut Topology Analysis","publication_year":2025,"publication_date":"2025-09-01","ids":{"openalex":"https://openalex.org/W7140522235","doi":"https://doi.org/10.1109/fpl68686.2025.00015"},"language":null,"primary_location":{"id":"doi:10.1109/fpl68686.2025.00015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101217592","display_name":"Xianfeng Cao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xianfeng Cao","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026986911","display_name":"Huizhen Kuang","orcid":"https://orcid.org/0009-0006-9808-8179"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huizhen Kuang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5130655644","display_name":"Yuanqi Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuanqi Wang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100336197","display_name":"Li Wang","orcid":"https://orcid.org/0000-0003-2165-0080"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lingli Wang","raw_affiliation_strings":["Fudan University,Shanghai,China"],"affiliations":[{"raw_affiliation_string":"Fudan University,Shanghai,China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101217592"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.67377589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"18","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8863000273704529,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.8863000273704529,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.02419999986886978,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.0203000009059906,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.45809999108314514},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.43220001459121704},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.3452000021934509},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.32919999957084656},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.3158000111579895},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.2856000065803528}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6172999739646912},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.45809999108314514},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.43220001459121704},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.3452000021934509},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.32919999957084656},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3239000141620636},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.3158000111579895},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.2856000065803528},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28380000591278076},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.2777999937534332},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2775000035762787},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.27549999952316284},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.274399995803833},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.27410000562667847},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.25209999084472656}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl68686.2025.00015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl68686.2025.00015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 35th International Conference on Field-Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W564382181","https://openalex.org/W1523051745","https://openalex.org/W1528837436","https://openalex.org/W1626377047","https://openalex.org/W2012999122","https://openalex.org/W2035561773","https://openalex.org/W2082947990","https://openalex.org/W2100465945","https://openalex.org/W2102047509","https://openalex.org/W2115967254","https://openalex.org/W2116094656","https://openalex.org/W2133287836","https://openalex.org/W2152001402","https://openalex.org/W2160444875","https://openalex.org/W2233304325","https://openalex.org/W2308099738","https://openalex.org/W2584574128","https://openalex.org/W2911751195","https://openalex.org/W2918037051","https://openalex.org/W3033033241","https://openalex.org/W3143008962","https://openalex.org/W3145367831","https://openalex.org/W4391455270"],"related_works":[],"abstract_inverted_index":{"Look-up":[0],"table":[1],"(LUT)-based":[2],"programmable":[3],"logic":[4,22,123,138],"blocks":[5],"(PLBs)":[6],"serve":[7],"as":[8],"the":[9,15,46,65,69,77,137,145,176,193],"foundation":[10],"for":[11],"FPGAs.":[12],"As":[13],"increasing":[14],"input":[16],"number":[17,146,177],"of":[18,48,79,128,147,178],"LUTs":[19],"to":[20,64,118,126,158,192],"improve":[21],"capacity":[23,124],"will":[24],"introduce":[25],"exponential":[26],"area":[27,115],"overhead,":[28],"substantial":[29],"research":[30],"has":[31],"focused":[32],"on":[33,186],"designing":[34],"more":[35,150],"efficient":[36],"alternatives.":[37],"Previous":[38],"approaches":[39,59],"primarily":[40],"design":[41],"dedicated":[42],"hardware":[43],"by":[44,140,149,169,183],"analyzing":[45],"distribution":[47],"Boolean":[49,83],"functions":[50,84],"and":[51,95,144,172,188],"implementing":[52],"those":[53],"with":[54,98],"high":[55],"frequency.":[56],"However,":[57],"these":[58],"face":[60],"scalability":[61],"challenges":[62],"due":[63],"explosive":[66],"growth":[67],"in":[68,93,165,175],"function":[70],"space.":[71],"In":[72],"this":[73],"paper,":[74],"we":[75,100],"consider":[76],"topology":[78],"cuts":[80,94],"rather":[81],"than":[82,151],"they":[85],"represent.":[86],"By":[87],"identifying":[88],"topologies":[89],"that":[90,127,134],"occur":[91],"commonly":[92],"integrating":[96],"them":[97],"LUTs,":[99],"propose":[101],"a":[102,113,119,173],"new":[103],"8-input":[104],"PLB":[105],"architecture,":[106],"named":[107],"FLAIC.":[108],"This":[109],"architecture":[110],"incurs":[111],"only":[112],"slight":[114],"overhead":[116],"compared":[117,157,191],"6-LUT":[120],"while":[121],"achieving":[122],"comparable":[125],"an":[129],"8LUT.":[130],"Post-synthesis":[131],"results":[132,162],"demonstrate":[133],"FLAIC":[135],"reduces":[136],"levels":[139],"over":[141],"20":[142],"%":[143,171,185],"PLBs":[148],"<tex":[152],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[153],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$\\mathbf{1":[154],"0":[155],"\\%}$</tex>,":[156],"6-LUTs.":[159],"Additionally,":[160],"post-implementation":[161],"show":[163],"improvement":[164],"critical":[166],"path":[167],"delay":[168],"10.6":[170],"reduction":[174],"Configurable":[179],"Logic":[180],"Blocks":[181],"(CLBs)":[182],"5.3":[184],"MCNC":[187],"VTR":[189],"benchmarks,":[190],"Intel":[194],"Stratix":[195],"10-like":[196],"architecture.":[197]},"counts_by_year":[],"updated_date":"2026-03-28T06:11:35.319607","created_date":"2026-03-27T00:00:00"}