{"id":"https://openalex.org/W2903678195","doi":"https://doi.org/10.1109/fpl.2018.00089","title":"viciLogic2.0 Online Learning and Prototyping Using PYNQ","display_name":"viciLogic2.0 Online Learning and Prototyping Using PYNQ","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2903678195","doi":"https://doi.org/10.1109/fpl.2018.00089","mag":"2903678195"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2018.00089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2018.00089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 28th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101528290","display_name":"Fearghal Morgan","orcid":"https://orcid.org/0009-0008-7778-2596"},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Fearghal Morgan","raw_affiliation_strings":["National University of Ireland, Galway"],"affiliations":[{"raw_affiliation_string":"National University of Ireland, Galway","institution_ids":["https://openalex.org/I188760350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041575416","display_name":"Declan O\u2019Loughlin","orcid":"https://orcid.org/0000-0002-4521-0082"},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Declan O'Loughlin","raw_affiliation_strings":["National University of Ireland, Galway"],"affiliations":[{"raw_affiliation_string":"National University of Ireland, Galway","institution_ids":["https://openalex.org/I188760350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003183018","display_name":"Jeremy Audiger","orcid":null},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Jeremy Audiger","raw_affiliation_strings":["National University of Ireland, Galway"],"affiliations":[{"raw_affiliation_string":"National University of Ireland, Galway","institution_ids":["https://openalex.org/I188760350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019257313","display_name":"Yohan Boyer","orcid":null},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Yohan Boyer","raw_affiliation_strings":["National University of Ireland, Galway"],"affiliations":[{"raw_affiliation_string":"National University of Ireland, Galway","institution_ids":["https://openalex.org/I188760350"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020509977","display_name":"Frank Callaly","orcid":"https://orcid.org/0009-0006-8562-0648"},"institutions":[{"id":"https://openalex.org/I188760350","display_name":"Ollscoil na Gaillimhe \u2013 University of Galway","ror":"https://ror.org/03bea9k73","country_code":"IE","type":"education","lineage":["https://openalex.org/I188760350"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Frank Callaly","raw_affiliation_strings":["National University of Ireland, Galway"],"affiliations":[{"raw_affiliation_string":"National University of Ireland, Galway","institution_ids":["https://openalex.org/I188760350"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101528290"],"corresponding_institution_ids":["https://openalex.org/I188760350"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.20700081,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"459","last_page":"4591"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7422518730163574},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.6556480526924133},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6488820910453796},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5768527388572693},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5283268690109253},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5026733875274658},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.4951123297214508},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4287584125995636},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4137364625930786},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3866770565509796},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33395594358444214},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12684091925621033}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7422518730163574},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.6556480526924133},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6488820910453796},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5768527388572693},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5283268690109253},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5026733875274658},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.4951123297214508},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4287584125995636},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4137364625930786},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3866770565509796},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33395594358444214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12684091925621033},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2018.00089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2018.00089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 28th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W2624257274","https://openalex.org/W3209249181"],"abstract_inverted_index":{"This":[0,84],"demo":[1],"presents":[2],"viciLogic2.0,":[3],"a":[4,23],"scalable,":[5],"distributed,":[6],"online":[7,101],"learning":[8,104],"and":[9,18,34,38,43,59,78,80,93,100],"prototyping":[10,19],"platform":[11],"for":[12],"gold-standard,":[13],"basic-to-advanced":[14],"digital":[15],"logic":[16,63],"design":[17,51],"education.":[20],"viciLogic2.0":[21],"uses":[22],"Xilinx":[24],"PYNQ":[25],"[1]":[26],"reconfigurable":[27],"System":[28],"on":[29],"Chip":[30],"(SoC)":[31],"cloud":[32],"array,":[33],"locally-connected":[35],"SoCs.":[36],"Client":[37],"browser":[39,94],"applications":[40],"provide":[41],"control":[42],"visualisation":[44],"of":[45,48,88],"the":[46,57,86],"state":[47],"all":[49],"user":[50,82],"signals":[52],"in":[53],"real":[54],"time,":[55],"within":[56],"automatically-allocated":[58],"configured":[60],"remote":[61,81],"programmable":[62],"hardware.":[64],"Each":[65],"SoC":[66],"includes":[67],"an":[68],"Ethernet-connected":[69],"ARM-based":[70],"server":[71],"which":[72],"facilitates":[73],"FPGA":[74],"resource":[75],"selection,":[76],"configuration":[77],"control,":[79],"interaction.":[83],"enables":[85],"creation":[87],"responsive,":[89],"interactive":[90],"client":[91],"local":[92],"applications,":[95],"connected":[96],"directly":[97],"to":[98],"hardware,":[99],"technology":[102],"enhanced":[103],"applications.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}