{"id":"https://openalex.org/W2526115324","doi":"https://doi.org/10.1109/fpl.2016.7577386","title":"HeteroSim: A heterogeneous CPU-FPGA simulator","display_name":"HeteroSim: A heterogeneous CPU-FPGA simulator","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2526115324","doi":"https://doi.org/10.1109/fpl.2016.7577386","mag":"2526115324"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067631851","display_name":"Feng Liang","orcid":"https://orcid.org/0000-0002-9393-6224"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]},{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":true,"raw_author_name":"Liang Feng","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101925133","display_name":"Hao Liang","orcid":"https://orcid.org/0000-0002-8097-4707"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]},{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Hao Liang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024130730","display_name":"Sharad Sinha","orcid":"https://orcid.org/0000-0002-4532-2017"},"institutions":[{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]},{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Sharad Sinha","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I200769079","display_name":"Hong Kong University of Science and Technology","ror":"https://ror.org/00q4vv597","country_code":"HK","type":"education","lineage":["https://openalex.org/I200769079"]},{"id":"https://openalex.org/I889458895","display_name":"University of Hong Kong","ror":"https://ror.org/02zhqgq86","country_code":"HK","type":"education","lineage":["https://openalex.org/I889458895"]}],"countries":["HK"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology Clearwater Bay, Kowloon, Hong Kong","institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5067631851"],"corresponding_institution_ids":["https://openalex.org/I200769079","https://openalex.org/I889458895"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67961256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7928770780563354},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6999518871307373},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6573070883750916},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5821811556816101},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.572472333908081},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47887060046195984},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.46750080585479736},{"id":"https://openalex.org/keywords/symmetric-multiprocessor-system","display_name":"Symmetric multiprocessor system","score":0.44650769233703613},{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.4152209162712097},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24667102098464966},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2005348801612854},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.17069798707962036}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7928770780563354},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6999518871307373},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6573070883750916},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5821811556816101},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.572472333908081},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47887060046195984},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.46750080585479736},{"id":"https://openalex.org/C172430144","wikidata":"https://www.wikidata.org/wiki/Q17111997","display_name":"Symmetric multiprocessor system","level":2,"score":0.44650769233703613},{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.4152209162712097},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24667102098464966},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2005348801612854},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.17069798707962036},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2016.7577386","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577386","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.hkust.edu.hk:1783.1-83206","is_oa":false,"landing_page_url":"http://gateway.isiknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcAuth=LinksAMR&SrcApp=PARTNER_APP&DestLinkType=FullRecord&DestApp=WOS&KeyUT=000386610400088","pdf_url":null,"source":{"id":"https://openalex.org/S4306401796","display_name":"Rare & Special e-Zone (The Hong Kong University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I200769079","host_organization_name":"Hong Kong University of Science and Technology","host_organization_lineage":["https://openalex.org/I200769079"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4699999988079071,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2106562406"],"related_works":["https://openalex.org/W3215381467","https://openalex.org/W4301207796","https://openalex.org/W2915956107","https://openalex.org/W2099986681","https://openalex.org/W4251534053","https://openalex.org/W2148825030","https://openalex.org/W1746291044","https://openalex.org/W4206432387","https://openalex.org/W2528431790","https://openalex.org/W2110689366"],"abstract_inverted_index":{"Heterogeneous":[0],"computing":[1,21],"is":[2,39,68],"rapidly":[3],"gaining":[4,52],"increased":[5],"attention":[6],"due":[7],"to":[8,31,149,155],"the":[9,32,71,156],"promise":[10],"it":[11,38],"holds":[12],"in":[13,19,35,54,65],"overcoming":[14],"power":[15],"and":[16,74,86,115,120,145],"performance":[17,147,152],"walls":[18,43],"traditional":[20],"systems.":[22],"With":[23],"its":[24],"focus":[25],"on":[26],"customized":[27],"processing":[28],"nodes":[29],"dedicated":[30],"different":[33],"tasks":[34],"an":[36,81],"application,":[37],"hoped":[40],"that":[41],"these":[42],"will":[44],"be":[45],"overcome.":[46],"Therefore,":[47],"CPU-FPGA":[48,66],"co-architectures":[49],"are":[50],"also":[51],"ground":[53],"application":[55,151],"areas":[56],"like":[57],"recognition,":[58],"mining,":[59],"search,":[60],"datacenter":[61],"etc.":[62,106],"However,":[63],"research":[64],"co-architecture":[67],"constrained":[69],"by":[70],"available":[72],"synthesis":[73],"simulation":[75,85,144],"tools":[76],"which":[77],"do":[78],"not":[79],"provide":[80],"integrated":[82,116,141],"system":[83,117,142],"level":[84,103,118,143],"architectural":[87,158],"exploration":[88,122],"environment.":[89],"This":[90],"becomes":[91],"critical":[92],"when":[93],"we":[94,110],"incorporate":[95],"novel":[96],"memory":[97],"hierarchies,":[98],"multi-processor":[99],"chip":[100],"architectures,":[101],"hardware":[102],"cache":[104],"coherence":[105],"In":[107],"this":[108],"paper,":[109],"describe":[111],"our":[112],"open":[113],"source":[114],"simulator":[119],"architecture":[121],"tool":[123],"called":[124],"HeteroSim.":[125],"It":[126,139],"supports":[127],"x86":[128],"based":[129],"multi-core":[130],"processor":[131],"combined":[132],"with":[133,153],"a":[134],"FPGA":[135],"via":[136],"bus-based":[137],"architecture.":[138],"allows":[140],"returns":[146],"metrics":[148],"understand":[150],"respect":[154],"simulated":[157],"configuration.":[159]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}