{"id":"https://openalex.org/W2526357853","doi":"https://doi.org/10.1109/fpl.2016.7577385","title":"An XDL alternative for interfacing RapidSmith and Vivado","display_name":"An XDL alternative for interfacing RapidSmith and Vivado","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2526357853","doi":"https://doi.org/10.1109/fpl.2016.7577385","mag":"2526357853"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063845687","display_name":"Thomas Townsend","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Thomas Townsend","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087430192","display_name":"Brent Nelson","orcid":"https://orcid.org/0000-0002-7523-3269"},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Nelson","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109079559","display_name":"Mike Wirthlin","orcid":null},"institutions":[{"id":"https://openalex.org/I100005738","display_name":"Brigham Young University","ror":"https://ror.org/047rhhm47","country_code":"US","type":"education","lineage":["https://openalex.org/I100005738"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Wirthlin","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Brigham Young University, Provo, UT, USA","institution_ids":["https://openalex.org/I100005738"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063845687"],"corresponding_institution_ids":["https://openalex.org/I100005738"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6620829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9392915368080139},{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.837622344493866},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7964159250259399},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7447001934051514},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7223862409591675},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6628932356834412},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5650017857551575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5290243625640869},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4962692856788635},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.48775583505630493},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.457871675491333},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4487348198890686},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.41363096237182617},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3010972738265991},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18995022773742676},{"id":"https://openalex.org/keywords/engineering-drawing","display_name":"Engineering drawing","score":0.18919825553894043},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13433721661567688}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9392915368080139},{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.837622344493866},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7964159250259399},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7447001934051514},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7223862409591675},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6628932356834412},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5650017857551575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5290243625640869},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4962692856788635},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.48775583505630493},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.457871675491333},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4487348198890686},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.41363096237182617},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3010972738265991},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18995022773742676},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.18919825553894043},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13433721661567688},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577385","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577385","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1969466278","https://openalex.org/W2064258400","https://openalex.org/W2171549192"],"related_works":["https://openalex.org/W4385309418","https://openalex.org/W2126475478","https://openalex.org/W2543290882","https://openalex.org/W2526357853","https://openalex.org/W1925985328","https://openalex.org/W3006067528","https://openalex.org/W3164904007","https://openalex.org/W2030503305","https://openalex.org/W2967850598","https://openalex.org/W2097806352"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"the":[3,27,55,78,96],"RapidSmith":[4,83],"CAD":[5,16],"tool":[6,22],"[1]":[7],"has":[8],"been":[9],"used":[10],"with":[11],"ISE":[12,73,93],"to":[13,94],"create":[14],"custom":[15],"tools":[17],"targeting":[18],"Xilinx":[19,28,66],"FPGAs.":[20],"This":[21],"flow":[23],"was":[24],"based":[25],"on":[26],"Design":[29],"Language":[30],"(XDL),":[31],"a":[32,36,59,65],"human-readable":[33],"representation":[34,50],"of":[35,58,72,77,98],"netlist":[37],"that":[38],"contains":[39],"placement":[40],"and":[41,89],"routing":[42],"information.":[43],"The":[44],"XDL":[45],"interface":[46],"also":[47],"provided":[48],"device":[49],"files":[51],"(XDLRC":[52],"files),":[53],"detailing":[54],"available":[56],"resources":[57],"given":[60],"FPGA":[61],"part.":[62],"Using":[63],"RapidSmith,":[64],"design":[67,79],"could":[68],"be":[69],"exported":[70],"out":[71],"at":[74],"any":[75],"stage":[76],"flow,":[80],"manipulated":[81],"in":[82],"(logic":[84],"modification,":[85],"place,":[86],"or":[87],"route),":[88],"imported":[90],"back":[91],"into":[92],"complete":[95],"remainder":[97],"implementation.":[99]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}