{"id":"https://openalex.org/W2470877920","doi":"https://doi.org/10.1109/fpl.2016.7577376","title":"Effects of I/O routing through column interfaces in embedded FPGA fabrics","display_name":"Effects of I/O routing through column interfaces in embedded FPGA fabrics","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2470877920","doi":"https://doi.org/10.1109/fpl.2016.7577376","mag":"2470877920"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024598168","display_name":"Christophe Huriaux","orcid":"https://orcid.org/0000-0002-7000-0116"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Christophe Huriaux","raw_affiliation_strings":["Inria IRISA, Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria IRISA, Lannion, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012353019","display_name":"Olivier Sentieys","orcid":"https://orcid.org/0000-0003-4334-6418"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en sciences et technologies du num\u00e9rique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"government","lineage":["https://openalex.org/I1326498283"]},{"id":"https://openalex.org/I2802519937","display_name":"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires","ror":"https://ror.org/00myn0z94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I205703379","https://openalex.org/I2802204017","https://openalex.org/I2802519937","https://openalex.org/I28221208","https://openalex.org/I4210127572","https://openalex.org/I4210159245","https://openalex.org/I56067802"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Olivier Sentieys","raw_affiliation_strings":["Inria IRISA, Lannion, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Inria IRISA, Lannion, France","institution_ids":["https://openalex.org/I1326498283","https://openalex.org/I2802519937"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts, Amherst, MA","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8823820352554321},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7985674738883972},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6798175573348999},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.572801411151886},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.48521021008491516},{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.47513487935066223},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46961385011672974},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46476539969444275},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4350249171257019},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.43068838119506836},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4206467866897583},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34703320264816284},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3390249013900757},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31154733896255493},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1643781065940857},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09964144229888916}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8823820352554321},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7985674738883972},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6798175573348999},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.572801411151886},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.48521021008491516},{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.47513487935066223},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46961385011672974},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46476539969444275},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4350249171257019},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.43068838119506836},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4206467866897583},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34703320264816284},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3390249013900757},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31154733896255493},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1643781065940857},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09964144229888916},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2005602803","https://openalex.org/W2027942484","https://openalex.org/W2045617353","https://openalex.org/W2050456603","https://openalex.org/W2082295213","https://openalex.org/W2118398425","https://openalex.org/W2138383740","https://openalex.org/W2145871597","https://openalex.org/W2164340799","https://openalex.org/W2185926888","https://openalex.org/W4254609597","https://openalex.org/W4285719527","https://openalex.org/W6662962363"],"related_works":["https://openalex.org/W2542684176","https://openalex.org/W2098419840","https://openalex.org/W2772067181","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2121963733","https://openalex.org/W2184011203","https://openalex.org/W1977171228","https://openalex.org/W2059422871"],"abstract_inverted_index":{"The":[0],"emergence":[1],"of":[2,11,34,84,103,111,121,124,147,155],"2.5D":[3],"and":[4,27,52,108,138,161,166],"3D":[5],"packaging":[6],"technologies":[7],"enables":[8],"the":[9,32,44,64,75,82,95,101,106,112,119,135,143,153],"integration":[10],"FPGA":[12,25,47,51,65,86,96,113],"dice":[13,48],"into":[14,89],"more":[15],"complex":[16],"systems.":[17],"Both":[18],"heterogeneous":[19],"manycore":[20],"designs,":[21],"which":[22],"include":[23],"an":[24,71],"layer,":[26],"interposer-based":[28],"multi-FPGA":[29],"systems":[30],"support":[31],"inclusion":[33],"reconfigurable":[35],"hardware":[36],"in":[37,134,169],"3D-stacked":[38],"integrated":[39],"circuits.":[40],"In":[41,77],"these":[42],"architectures,":[43],"communication":[45,60],"between":[46,50],"or":[49],"fixed-function":[53],"layers":[54],"often":[55],"takes":[56],"place":[57],"through":[58,127],"dedicated":[59,128],"interfaces":[61],"spread":[62],"over":[63],"logic":[66,136],"fabric,":[67,137],"as":[68],"opposed":[69],"to":[70],"I/O":[72,88,122,157],"ring":[73],"around":[74],"fabric.":[76,97],"this":[78],"paper,":[79],"we":[80,99],"investigate":[81],"effect":[83],"organizing":[85],"fabric":[87],"coarse-grained":[90],"interface":[91,129],"blocks":[92,130],"distributed":[93],"throughout":[94],"Specifically,":[98],"consider":[100],"quality":[102],"results":[104],"for":[105],"placement":[107],"routing":[109,120,158],"phases":[110],"physical":[114],"design":[115],"flow.":[116],"We":[117,150],"evaluate":[118],"signals":[123],"large":[125],"applications":[126],"at":[131],"various":[132],"granularities":[133],"study":[139],"its":[140],"implications":[141],"on":[142],"critical":[144],"path":[145],"delay":[146,168],"routed":[148],"designs.":[149],"show":[151],"that":[152],"impact":[154],"such":[156],"is":[159],"limited":[160],"can":[162],"improve":[163],"chip":[164],"routability":[165],"circuit":[167],"many":[170],"cases.":[171]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}