{"id":"https://openalex.org/W2524806454","doi":"https://doi.org/10.1109/fpl.2016.7577371","title":"Quantifying observability for in-system debug of high-level synthesis circuits","display_name":"Quantifying observability for in-system debug of high-level synthesis circuits","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2524806454","doi":"https://doi.org/10.1109/fpl.2016.7577371","mag":"2524806454"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006132600","display_name":"Jeffrey Goeders","orcid":"https://orcid.org/0000-0002-9822-6926"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jeffrey Goeders","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.4482,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.52816487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"28","issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.9565683007240295},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9014525413513184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7607718110084534},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.7270888090133667},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5850205421447754},{"id":"https://openalex.org/keywords/variable","display_name":"Variable (mathematics)","score":0.5589658617973328},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851149320602417},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4211769998073578},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37351691722869873},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24242085218429565},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2021545171737671},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10732164978981018}],"concepts":[{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.9565683007240295},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9014525413513184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7607718110084534},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.7270888090133667},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5850205421447754},{"id":"https://openalex.org/C182365436","wikidata":"https://www.wikidata.org/wiki/Q50701","display_name":"Variable (mathematics)","level":2,"score":0.5589658617973328},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851149320602417},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4211769998073578},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37351691722869873},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24242085218429565},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2021545171737671},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10732164978981018},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577371","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577371","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W124174006","https://openalex.org/W1600324942","https://openalex.org/W1896135369","https://openalex.org/W1970032753","https://openalex.org/W1988002507","https://openalex.org/W2009541799","https://openalex.org/W2012627971","https://openalex.org/W2044605272","https://openalex.org/W2049880113","https://openalex.org/W2057807751","https://openalex.org/W2072073269","https://openalex.org/W2072367650","https://openalex.org/W2095761111","https://openalex.org/W2097684179","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2121851099","https://openalex.org/W2141261568","https://openalex.org/W2141919235","https://openalex.org/W2162925013","https://openalex.org/W2166029537","https://openalex.org/W2220326632","https://openalex.org/W2273620614","https://openalex.org/W2277693808","https://openalex.org/W2279557156","https://openalex.org/W2345908052","https://openalex.org/W2509561326","https://openalex.org/W6639842462","https://openalex.org/W6674922323","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2046459260","https://openalex.org/W2765830098","https://openalex.org/W2967463586","https://openalex.org/W1971989957","https://openalex.org/W2517338020","https://openalex.org/W3157641275","https://openalex.org/W2752178021","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"In":[0,114],"recent":[1,205],"years":[2],"high-level":[3],"synthesis":[4],"(HLS)":[5],"has":[6],"seen":[7],"considerable":[8],"attention":[9],"as":[10,154,156],"it":[11,83],"promises":[12],"to":[13,23,35,38,53,71,80,87,141,170,226],"increase":[14],"designer":[15],"productivity":[16],"and":[17,41,105,211,236,242],"make":[18],"custom":[19],"hardware":[20,45],"implementation":[21],"accessible":[22,231],"software":[24],"developers.":[25],"A":[26],"challenge":[27],"facing":[28],"those":[29],"developing":[30],"HLS":[31,59,128,188,209],"technologies":[32],"is":[33,84],"how":[34,172],"allow":[36],"users":[37],"understand,":[39],"debug":[40],"optimize":[42],"their":[43],"final":[44],"systems.":[46],"Recently,":[47],"several":[48],"techniques":[49,62],"have":[50],"been":[51],"developed":[52],"provide":[54,72,178],"in-system":[55],"debugging":[56,69,206],"capabilities":[57],"for":[58,92,106,121,148,208],"circuits.":[60],"These":[61],"instrument":[63],"the":[64,75,93,111,123,133,142,144,179,187,195,198,213,233],"user's":[65],"design":[66],"with":[67,181],"some":[68,102],"circuitry":[70],"observability":[73,124,185,216],"into":[74,125,186],"circuit":[76,95,112,174,189],"during":[77],"execution.":[78,96,113,190],"Due":[79],"resource":[81],"constraints,":[82],"usually":[85,99],"infeasible":[86],"view":[88],"all":[89],"variable":[90,103,136,240],"values":[91,104,151],"entire":[94],"Rather,":[97],"instrumentation":[98],"captures":[100],"only":[101,107],"a":[108,119,192],"portion":[109,134],"of":[110,135,146,184,194,197,215,244],"this":[115],"paper":[116],"we":[117,200],"present":[118],"metric":[120,131,166],"measuring":[122],"an":[126],"executing":[127],"circuit.":[129],"This":[130,165],"reflects":[132],"accesses":[137],"that":[138],"are":[139,152,230],"available":[140],"user,":[143],"duration":[145],"execution":[147,246],"which":[149,228],"these":[150],"available,":[153],"well":[155],"accommodating":[157],"variations":[158],"in":[159,232],"importance":[160],"between":[161,204],"source":[162],"code":[163],"variables.":[164],"can":[167,177],"be":[168],"used":[169],"understand":[171],"different":[173,182,224],"observation":[175,234],"networks":[176],"user":[180],"levels":[183],"As":[191],"demonstration":[193],"applicability":[196],"metric,":[199],"first":[201],"study":[202],"differences":[203],"approaches":[207],"circuits,":[210],"quantify":[212],"level":[214],"provided":[217],"by":[218],"such":[219],"architectures.":[220],"We":[221],"then":[222],"explore":[223],"schemes":[225],"select":[227],"variables":[229],"network,":[235],"measure":[237],"impact":[238],"on":[239],"availability":[241],"length":[243],"captured":[245],"trace.":[247]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}