{"id":"https://openalex.org/W2527572152","doi":"https://doi.org/10.1109/fpl.2016.7577367","title":"Exploring the use of shift register lookup tables for Keccak implementations on Xilinx FPGAs","display_name":"Exploring the use of shift register lookup tables for Keccak implementations on Xilinx FPGAs","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2527572152","doi":"https://doi.org/10.1109/fpl.2016.7577367","mag":"2527572152"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017996096","display_name":"Jori Winderickx","orcid":"https://orcid.org/0000-0002-9455-7875"},"institutions":[{"id":"https://openalex.org/I39327780","display_name":"iMinds","ror":"https://ror.org/03baec336","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I39327780"]},{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Jori Winderickx","raw_affiliation_strings":["KU Leuven, ESAT/COSIC & iMinds, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"KU Leuven, ESAT/COSIC & iMinds, Leuven, Belgium","institution_ids":["https://openalex.org/I39327780","https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055847285","display_name":"Joan Daemen","orcid":"https://orcid.org/0000-0002-4102-0775"},"institutions":[{"id":"https://openalex.org/I4210117275","display_name":"STMicroelectronics (Belgium)","ror":"https://ror.org/02km85a12","country_code":"BE","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210117275"]},{"id":"https://openalex.org/I145872427","display_name":"Radboud University Nijmegen","ror":"https://ror.org/016xsfp80","country_code":"NL","type":"education","lineage":["https://openalex.org/I145872427"]}],"countries":["BE","NL"],"is_corresponding":false,"raw_author_name":"Joan Daemen","raw_affiliation_strings":["STMicroelectronics, Belgium Radboud University, Nijmegen, Netherlands"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Belgium Radboud University, Nijmegen, Netherlands","institution_ids":["https://openalex.org/I145872427","https://openalex.org/I4210117275"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050888929","display_name":"Nele Mentens","orcid":"https://orcid.org/0000-0001-8753-7895"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]},{"id":"https://openalex.org/I39327780","display_name":"iMinds","ror":"https://ror.org/03baec336","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I39327780"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Nele Mentens","raw_affiliation_strings":["KU Leuven, ESAT/COSIC & iMinds, Leuven, Belgium"],"affiliations":[{"raw_affiliation_string":"KU Leuven, ESAT/COSIC & iMinds, Leuven, Belgium","institution_ids":["https://openalex.org/I39327780","https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5017996096"],"corresponding_institution_ids":["https://openalex.org/I39327780","https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":4.4341,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.95129,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8234379291534424},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7896208167076111},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7254959344863892},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.6282572746276855},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5826007127761841},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5453845262527466},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5257497429847717},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5161160230636597},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.48195549845695496},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.42920973896980286},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34833356738090515},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.2744941711425781},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24401798844337463},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1179628074169159},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08731314539909363},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07221376895904541}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8234379291534424},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7896208167076111},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7254959344863892},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.6282572746276855},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5826007127761841},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5453845262527466},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5257497429847717},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5161160230636597},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.48195549845695496},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.42920973896980286},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34833356738090515},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.2744941711425781},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24401798844337463},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1179628074169159},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08731314539909363},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07221376895904541},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2016.7577367","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577367","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.ubn.ru.nl:2066/166091","is_oa":false,"landing_page_url":"https://hdl.handle.net/2066/166091","pdf_url":null,"source":{"id":"https://openalex.org/S4306401067","display_name":"Radboud Repository (Radboud University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145872427","host_organization_name":"Radboud University Nijmegen","host_organization_lineage":["https://openalex.org/I145872427"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article in monograph or in proceedings"},{"id":"pmh:ru:oai:repository.ubn.ru.nl:2066/166091","is_oa":false,"landing_page_url":"http://hdl.handle.net/2066/166091","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ienne, P. (ed.), FPL16:  26th International Conference on Field Programmable Logic and Applications, SwissTech Convantion Centre, Lausanne, Switzerland, August 29 - September 2, 2016, 1 - 4. Lausanne : EPFL","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332178","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1545705789","https://openalex.org/W1975505618","https://openalex.org/W2030252755","https://openalex.org/W2170134827","https://openalex.org/W6684849280"],"related_works":["https://openalex.org/W2120447654","https://openalex.org/W2977179488","https://openalex.org/W2144453115","https://openalex.org/W2128223750","https://openalex.org/W2155289750","https://openalex.org/W2024574431","https://openalex.org/W2117300767","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441"],"abstract_inverted_index":{"We":[0,83],"explore":[1],"the":[2,12,23,26,32,78,95,99,124],"possibility":[3],"of":[4,14,41,55,81,98,104,123,126,138],"using":[5,51],"shift":[6,42,53],"register":[7],"lookup":[8],"tables":[9],"(SRLs)":[10],"for":[11],"implementation":[13,50],"Keccak":[15],"on":[16,67],"Xilinx":[17],"FPGAs.":[18],"The":[19],"approach":[20],"originates":[21],"from":[22],"observation":[24],"that":[25],"\u03c1":[27],"step":[28],"in":[29,59,91,121,136],"combination":[30],"with":[31,77,106],"state":[33],"storage":[34,97],"can":[35,110],"be":[36,111],"implemented":[37,112],"as":[38],"a":[39,48,68,88],"collection":[40],"registers.":[43],"This":[44,70,101],"way,":[45],"we":[46],"achieve":[47],"slice-wise":[49,134],"25":[52],"registers":[54],"various":[56],"lengths,":[57],"resulting":[58],"75":[60],"32-bit":[61],"and":[62],"6":[63],"16-bit":[64],"SRL":[65],"primitives":[66],"Virtex-5.":[69],"approach,":[71],"however,":[72],"does":[73],"not":[74],"comply":[75],"efficiently":[76],"common":[79],"interface":[80,90],"Keccak.":[82],"therefore":[84],"propose":[85],"to":[86,93],"utilize":[87],"modified":[89,102],"order":[92],"avoid":[94],"redundant":[96],"state.":[100],"version":[103],"Keccak,":[105],"equivalent":[107],"cryptographic":[108],"strength,":[109],"without":[113],"Block":[114],"RAM,":[115],"outperforming":[116],"all":[117],"previously":[118],"proposed":[119],"implementations":[120,135],"terms":[122,137],"number":[125],"slices.":[127],"Furthermore":[128],"it":[129],"outperforms":[130],"several":[131],"other":[132],"lightweight":[133],"throughput.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}