{"id":"https://openalex.org/W2524076489","doi":"https://doi.org/10.1109/fpl.2016.7577349","title":"A partial reconfiguration controller for Altera Stratix V FPGAs","display_name":"A partial reconfiguration controller for Altera Stratix V FPGAs","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2524076489","doi":"https://doi.org/10.1109/fpl.2016.7577349","mag":"2524076489"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112217238","display_name":"Zhenzhong Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Zhenzhong Xiao","raw_affiliation_strings":["The University of Manchester, School of Computer Science, UK"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, School of Computer Science, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["The University of Manchester, School of Computer Science, UK"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, School of Computer Science, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Lujan","raw_affiliation_strings":["The University of Manchester, School of Computer Science, UK"],"affiliations":[{"raw_affiliation_string":"The University of Manchester, School of Computer Science, UK","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5112217238"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74224187,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8845088481903076},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8775365352630615},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8299762010574341},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.7282055616378784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6859782338142395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5646096467971802},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.5458789467811584},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4370739161968231},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3578256368637085},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.06438300013542175}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8845088481903076},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8775365352630615},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8299762010574341},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.7282055616378784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6859782338142395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5646096467971802},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.5458789467811584},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4370739161968231},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3578256368637085},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.06438300013542175},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2016.7577349","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577349","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/caa5a8b3-9c53-4937-8ca9-7744859c2ed8","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/caa5a8b3-9c53-4937-8ca9-7744859c2ed8","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Xiao, Z, Koch, D & Lujan, M 2016, A partial reconfiguration controller for Altera Stratix V FPGAs. in 26th International Conference on Field Programmable Logic and Applications (FPL) : FPL 2016. IEEE Computer Society , pp. 1. https://doi.org/10.1109/FPL.2016.7577349","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W139469075","https://openalex.org/W1547315652","https://openalex.org/W1970616362","https://openalex.org/W2022126655","https://openalex.org/W2109802898","https://openalex.org/W2159959433","https://openalex.org/W2166741594","https://openalex.org/W6632502156","https://openalex.org/W6683359209","https://openalex.org/W6684377805"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W1509155667","https://openalex.org/W2810427553","https://openalex.org/W4319430423","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4390224957","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469"],"abstract_inverted_index":{"With":[0],"the":[1,4,8,28,50,55,66],"introduction":[2],"of":[3],"Stratix":[5],"V":[6],"family,":[7],"FPGA":[9,22,56],"vendor":[10],"Altera":[11,29,73],"is":[12,31,40,106],"now":[13],"fully":[14],"supporting":[15],"partial":[16,70,102],"reconfiguration":[17,71,103],"in":[18,27],"all":[19],"their":[20],"recent":[21],"devices.":[23],"A":[24],"distinct":[25],"feature":[26],"architecture":[30],"that":[32,105],"reconfigurable":[33],"regions":[34],"can":[35],"be":[36],"arbitrarily":[37],"defined":[38],"which":[39],"possible":[41],"by":[42],"writing":[43,49],"a":[44,78,101,108,121],"configuration":[45,52,81,85,118],"mask":[46],"prior":[47],"to":[48,54,99],"actual":[51],"data":[53],"fabric.":[57],"In":[58],"this":[59],"paper,":[60],"we":[61],"will":[62],"present":[63],"details":[64],"and":[65,84,90],"flow":[67],"for":[68,87,115],"implementing":[69],"using":[72],"FPGAs,":[74],"as":[75,77],"well":[76],"study":[79],"on":[80,120],"bitstream":[82,112],"sizes":[83],"speeds":[86],"various":[88],"resource":[89],"bounding-box":[91],"aspect":[92],"ratio":[93],"variants.":[94],"The":[95],"results":[96],"are":[97],"used":[98],"build":[100],"controller":[104],"featuring":[107],"lightweight":[109],"but":[110],"effective":[111],"decompression":[113],"module":[114],"greatly":[116],"improving":[117],"speed":[119],"DE5-net":[122],"board.":[123]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}