{"id":"https://openalex.org/W2525415380","doi":"https://doi.org/10.1109/fpl.2016.7577342","title":"Measure twice and cut once: Robust dynamic voltage scaling for FPGAs","display_name":"Measure twice and cut once: Robust dynamic voltage scaling for FPGAs","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2525415380","doi":"https://doi.org/10.1109/fpl.2016.7577342","mag":"2525415380"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100743340","display_name":"Ibrahim Ahmed","orcid":"https://orcid.org/0000-0003-2696-3086"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ibrahim Ahmed","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103107245","display_name":"Shuze Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shuze Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024463160","display_name":"Olivier Trescases","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Olivier Trescases","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030184404","display_name":"Vaughn Betz","orcid":"https://orcid.org/0000-0003-0528-6493"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Vaughn Betz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100743340"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":2.0507,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.88076695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8249354958534241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7580248117446899},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5392789244651794},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5281075239181519},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.47509944438934326},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.4600368142127991},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.4556591212749481},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44695836305618286},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4442412257194519},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4427056908607483},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4229945242404938},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3382282257080078},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3291545808315277},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3249356150627136},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.1351146399974823},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13308697938919067},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07158651947975159}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8249354958534241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7580248117446899},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5392789244651794},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5281075239181519},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.47509944438934326},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.4600368142127991},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.4556591212749481},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44695836305618286},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4442412257194519},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4427056908607483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4229945242404938},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3382282257080078},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3291545808315277},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3249356150627136},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.1351146399974823},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13308697938919067},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07158651947975159},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577342","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577342","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1969720574","https://openalex.org/W1977850862","https://openalex.org/W1978124838","https://openalex.org/W1984981318","https://openalex.org/W1999062853","https://openalex.org/W2007049691","https://openalex.org/W2019750535","https://openalex.org/W2030765577","https://openalex.org/W2036004762","https://openalex.org/W2037887034","https://openalex.org/W2038318386","https://openalex.org/W2045704975","https://openalex.org/W2068424960","https://openalex.org/W2072249022","https://openalex.org/W2098762322","https://openalex.org/W2105011467","https://openalex.org/W2111122459","https://openalex.org/W2113645429","https://openalex.org/W2120428171","https://openalex.org/W2129267471","https://openalex.org/W2142982703","https://openalex.org/W2143974498","https://openalex.org/W2150107614","https://openalex.org/W2153552399","https://openalex.org/W2158101706","https://openalex.org/W2170735577","https://openalex.org/W2397888180","https://openalex.org/W4206262605","https://openalex.org/W4247086119","https://openalex.org/W6679301951"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2373535795","https://openalex.org/W2082487009","https://openalex.org/W2366961778","https://openalex.org/W1572721274"],"abstract_inverted_index":{"Although":[0],"dynamic":[1],"voltage":[2],"scaling":[3],"(DVS)":[4],"is":[5,21,40,97,108,142],"a":[6,61,74,88,126,167],"popular":[7],"power":[8,116,170],"reduction":[9,171],"solution":[10],"that":[11,33,41,65,78,85,124,138,161],"has":[12],"been":[13],"widely":[14],"used":[15,98],"by":[16,26],"processors":[17],"and":[18,45,147],"ASICs,":[19],"it":[20],"still":[22],"not":[23,149],"commercially":[24],"adopted":[25],"FPGAs.":[27],"A":[28],"unique":[29],"feature":[30],"of":[31,84,128],"FPGAs":[32],"leads":[34],"to":[35,99,110,131,144,155],"challenges":[36],"in":[37],"adopting":[38],"DVS":[39,63,164],"the":[42,47,56,80,106,129,139,156],"critical":[43],"path":[44],"hence":[46],"minimum":[48],"safe":[49,112],"V":[50,101],"<sub":[51,102],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[52,103],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[53,104],"depends":[54],"on":[55,87,172],"configured":[57],"application.":[58],"We":[59,118,159],"present":[60],"robust":[62],"technique":[64,165],"solves":[66],"these":[67],"challenges.":[68],"For":[69],"each":[70],"application,":[71],"we":[72],"generate":[73],"calibration":[75,140],"table":[76],"(CT)":[77],"stores":[79],"actual":[81],"failing":[82],"points":[83],"application":[86,107,133],"specific":[89],"FPGA,":[90],"under":[91],"various":[92],"operating":[93],"conditions.":[94],"This":[95],"CT":[96],"scale":[100],"while":[105],"running":[109],"guarantee":[111],"operation":[113],"with":[114],"minimal":[115],"consumption.":[117],"develop":[119],"an":[120],"automated":[121],"tool":[122],"(FRoC)":[123],"ensures":[125,137],"Fast-Robust-Calibration":[127],"FPGA":[130,145],"any":[132,151],"using":[134],"it.":[135],"FRoC":[136],"process":[141],"invisible":[143],"users":[146],"does":[148],"add":[150],"extra":[152],"manual":[153],"steps":[154],"design":[157],"process.":[158],"show":[160],"our":[162],"proposed":[163],"achieves":[166],"33%":[168],"total":[169],"two":[173],"large":[174],"applications.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}