{"id":"https://openalex.org/W2526399423","doi":"https://doi.org/10.1109/fpl.2016.7577338","title":"Controller architecture for low-latency access to phase-change memory in OpenPOWER systems","display_name":"Controller architecture for low-latency access to phase-change memory in OpenPOWER systems","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2526399423","doi":"https://doi.org/10.1109/fpl.2016.7577338","mag":"2526399423"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062414896","display_name":"Antonios Prodromakis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"A. Prodromakis","raw_affiliation_strings":["University of Patras, Rio-Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras, Rio-Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103241728","display_name":"Nikolaos Papandreou","orcid":"https://orcid.org/0000-0001-6979-2171"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"N. Papandreou","raw_affiliation_strings":["IBM Research - Zurich, R\u00fcschlikon, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research - Zurich, R\u00fcschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003905436","display_name":"Eleni Bougioukou","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"E. Bougioukou","raw_affiliation_strings":["University of Patras, Rio-Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras, Rio-Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062796455","display_name":"Urs Egger","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"U. Egger","raw_affiliation_strings":["University of Patras, Patras, GR"],"affiliations":[{"raw_affiliation_string":"University of Patras, Patras, GR","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005008449","display_name":"Nikolaos Toulgaridis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Toulgaridis","raw_affiliation_strings":["University of Patras, Rio-Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras, Rio-Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060135944","display_name":"Theodore Antonakopoulos","orcid":"https://orcid.org/0000-0002-7863-1051"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Th. Antonakopoulos","raw_affiliation_strings":["University of Patras, Rio-Patras, Greece"],"affiliations":[{"raw_affiliation_string":"University of Patras, Rio-Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007575599","display_name":"Haralampos Pozidis","orcid":"https://orcid.org/0000-0001-5084-6651"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"H. Pozidis","raw_affiliation_strings":["IBM Research - Zurich, R\u00fcschlikon, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research - Zurich, R\u00fcschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043271107","display_name":"Evangelos Eleftheriou","orcid":"https://orcid.org/0000-0002-3826-5931"},"institutions":[{"id":"https://openalex.org/I4210126328","display_name":"IBM Research - Zurich","ror":"https://ror.org/02js37d36","country_code":"CH","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115","https://openalex.org/I4210126328"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"E. Eleftheriou","raw_affiliation_strings":["IBM Research - Zurich, R\u00fcschlikon, Switzerland"],"affiliations":[{"raw_affiliation_string":"IBM Research - Zurich, R\u00fcschlikon, Switzerland","institution_ids":["https://openalex.org/I4210126328"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5062414896"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.6797066,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.838822603225708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8212041854858398},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6198650598526001},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6177858114242554},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.5821598172187805},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4737330675125122},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.46341460943222046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4599754810333252},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4538421034812927},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.43872249126434326},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4344685673713684},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.41671112179756165},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3915536403656006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3837459683418274},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.15068233013153076}],"concepts":[{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.838822603225708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8212041854858398},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6198650598526001},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6177858114242554},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.5821598172187805},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4737330675125122},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.46341460943222046},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4599754810333252},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4538421034812927},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.43872249126434326},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4344685673713684},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.41671112179756165},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3915536403656006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3837459683418274},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.15068233013153076},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577338","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577338","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7200000286102295,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1995719888","https://openalex.org/W2124306283","https://openalex.org/W2172478435","https://openalex.org/W2186454386","https://openalex.org/W6686651520"],"related_works":["https://openalex.org/W4285141256","https://openalex.org/W4285245242","https://openalex.org/W1993089791","https://openalex.org/W2041174925","https://openalex.org/W4233816696","https://openalex.org/W4243618206","https://openalex.org/W3029446734","https://openalex.org/W2155373950","https://openalex.org/W2044064773","https://openalex.org/W2521289208"],"abstract_inverted_index":{"Novel":[0],"forms":[1],"of":[2,16,62,81,111,133,150,166,192],"nonvolatile":[3],"memory,":[4],"such":[5,43],"as":[6,44,185,187],"phase-change":[7],"memory":[8,41,66,72,94,99,135],"(PCM),":[9],"promise":[10],"low":[11],"latency":[12,173],"and":[13,18,47,58,114,130,137,171],"small":[14],"granularity":[15],"read":[17,113],"write":[19,115],"access":[20,90,172],"at":[21],"high":[22,29,121],"storage":[23],"density.":[24],"They":[25],"also":[26],"feature":[27],"very":[28],"endurance.":[30],"These":[31],"characteristics":[32],"make":[33],"them":[34],"highly":[35],"desirable":[36],"for":[37,68],"emerging":[38],"high-capacity":[39],"(hybrid)":[40],"applications":[42],"in-memory":[45,48],"databases":[46],"processing.":[49],"In":[50,96],"this":[51],"work,":[52],"we":[53,138],"present":[54],"the":[55,75,82,92,98,128,134],"architecture,":[56],"implementation":[57,131],"experimental":[59],"performance":[60,141],"results":[61,176],"an":[63,102],"FPGA-based":[64],"PCM":[65,160,183,195],"controller":[67,73,100,136,161],"OpenPOWER":[69,151],"servers.":[70],"The":[71,158],"leverages":[74],"Coherent":[76],"Accelerator":[77],"Processor":[78],"Interface":[79],"(CAPI)":[80],"POWER":[83],"processor":[84],"in":[85,117,164],"order":[86,118],"to":[87,91,119],"offer":[88,120],"low-latency":[89],"CPU":[93],"space.":[95],"addition,":[97],"implements":[101],"efficient":[103],"management":[104],"protocol":[105],"that":[106],"supports":[107],"a":[108,143],"dynamic":[109],"size":[110],"pending":[112],"requests":[116],"bandwidth":[122],"under":[123],"mixed-type":[124],"workloads.":[125],"We":[126],"describe":[127],"architecture":[129],"details":[132],"demonstrate":[139],"its":[140],"using":[142],"prototype":[144],"platform":[145],"based":[146,178],"on":[147,179,188],"different":[148],"types":[149],"servers":[152],"equipped":[153],"with":[154],"CAPI-enabled":[155],"FPGA":[156],"cards.":[157],"developed":[159],"is":[162],"evaluated":[163],"terms":[165],"sustained":[167],"data":[168],"rates":[169],"(MBps)":[170],"(us).":[174],"Experimental":[175],"are":[177],"legacy":[180],"commercial":[181],"90nm":[182],"chips":[184],"well":[186],"accurate":[189],"HW":[190],"emulation":[191],"next":[193],"generation":[194],"chips.":[196]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}