{"id":"https://openalex.org/W2516125595","doi":"https://doi.org/10.1109/fpl.2016.7577334","title":"JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication","display_name":"JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2516125595","doi":"https://doi.org/10.1109/fpl.2016.7577334","mag":"2516125595"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://pure.manchester.ac.uk/ws/files/50548453/FPL2016_JetStream.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019673356","display_name":"Malte Vesper","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Malte Vesper","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["School of Computer Science, University of Manchester"],"affiliations":[{"raw_affiliation_string":"School of Computer Science, University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084541921","display_name":"Kizheppatt Vipin","orcid":"https://orcid.org/0000-0002-1013-7727"},"institutions":[{"id":"https://openalex.org/I4210164565","display_name":"Mahindra University","ror":"https://ror.org/05751b994","country_code":"IN","type":"education","lineage":["https://openalex.org/I4210164565"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kizheppatt Vipin","raw_affiliation_strings":["Mahindra \u00c9cole Centrale"],"affiliations":[{"raw_affiliation_string":"Mahindra \u00c9cole Centrale","institution_ids":["https://openalex.org/I4210164565"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032556461","display_name":"Suhaib A. Fahmy","orcid":"https://orcid.org/0000-0003-0568-5048"},"institutions":[{"id":"https://openalex.org/I39555362","display_name":"University of Warwick","ror":"https://ror.org/01a77tt86","country_code":"GB","type":"education","lineage":["https://openalex.org/I39555362"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Suhaib A. Fahmy","raw_affiliation_strings":["School of Engineering, University of Warwick"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Warwick","institution_ids":["https://openalex.org/I39555362"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5019673356"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":4.5877,"has_fulltext":true,"cited_by_count":31,"citation_normalized_percentile":{"value":0.9484306,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.9120344519615173},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9017829298973083},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297106981277466},{"id":"https://openalex.org/keywords/host","display_name":"Host (biology)","score":0.6323708295822144},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5333188772201538},{"id":"https://openalex.org/keywords/multicast","display_name":"Multicast","score":0.4270550608634949},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41830864548683167},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.41725271940231323},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36220264434814453},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14627209305763245}],"concepts":[{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.9120344519615173},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9017829298973083},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297106981277466},{"id":"https://openalex.org/C126831891","wikidata":"https://www.wikidata.org/wiki/Q221673","display_name":"Host (biology)","level":2,"score":0.6323708295822144},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5333188772201538},{"id":"https://openalex.org/C32295351","wikidata":"https://www.wikidata.org/wiki/Q899288","display_name":"Multicast","level":2,"score":0.4270550608634949},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41830864548683167},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.41725271940231323},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36220264434814453},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14627209305763245},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/fpl.2016.7577334","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577334","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:wrap.warwick.ac.uk:81284","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400665","display_name":"Warwick Research Archive Portal (University of Warwick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I39555362","host_organization_name":"University of Warwick","host_organization_lineage":["https://openalex.org/I39555362"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Item"},{"id":"pmh:oai:pure.atira.dk:publications/c0e33935-99e6-4cf3-a04b-b8376f093cd6","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/c0e33935-99e6-4cf3-a04b-b8376f093cd6","pdf_url":"https://pure.manchester.ac.uk/ws/files/50548453/FPL2016_JetStream.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Vesper, M, Koch, D, Vipin, K & Fahmy, S A 2016, JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication. in FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications., 7577334, International Conference on Field Programmable Logic and Applications, IEEE, 26th International Conference on Field-Programmable Logic and Applications, FPL 2016, Lausanne, Switzerland, 29/08/16. https://doi.org/10.1109/FPL.2016.7577334","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/c0e33935-99e6-4cf3-a04b-b8376f093cd6","is_oa":false,"landing_page_url":"http://wrap.warwick.ac.uk/81284/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:publications/c0e33935-99e6-4cf3-a04b-b8376f093cd6","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/c0e33935-99e6-4cf3-a04b-b8376f093cd6","pdf_url":"https://pure.manchester.ac.uk/ws/files/50548453/FPL2016_JetStream.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Vesper, M, Koch, D, Vipin, K & Fahmy, S A 2016, JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication. in FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications., 7577334, International Conference on Field Programmable Logic and Applications, IEEE, 26th International Conference on Field-Programmable Logic and Applications, FPL 2016, Lausanne, Switzerland, 29/08/16. https://doi.org/10.1109/FPL.2016.7577334","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332972","display_name":"Defence Science and Technology Laboratory","ror":"https://ror.org/04jswqb94"},{"id":"https://openalex.org/F4320335334","display_name":"Defence Science and Technology Group","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2516125595.pdf","grobid_xml":"https://content.openalex.org/works/W2516125595.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W833222660","https://openalex.org/W1997113918","https://openalex.org/W2035075845","https://openalex.org/W2039948792","https://openalex.org/W2040041833","https://openalex.org/W2046964635","https://openalex.org/W2103142032","https://openalex.org/W2108166792","https://openalex.org/W2125703639","https://openalex.org/W2152728924","https://openalex.org/W2272300165","https://openalex.org/W2344065022","https://openalex.org/W4255450451","https://openalex.org/W6623245389","https://openalex.org/W6693859313"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W1564576805","https://openalex.org/W4383823603","https://openalex.org/W1692883217","https://openalex.org/W2406926880","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699"],"abstract_inverted_index":{"Many":[0],"FPGA-based":[1],"accelerators":[2],"are":[3],"constrained":[4],"by":[5,113],"the":[6,57,82,109],"available":[7],"resources":[8],"and":[9,69],"multi-FPGA":[10],"solutions":[11,22],"can":[12],"be":[13],"necessary":[14],"for":[15,66],"building":[16],"more":[17],"capable":[18],"systems.":[19],"Available":[20],"PCIe":[21,39],"provide":[23],"only":[24,44],"FPGA-to-Host":[25,46],"communication.":[26],"In":[27],"this":[28],"paper":[29],"we":[30],"present":[31],"JetStream,":[32],"an":[33],"open-source":[34],"<sup":[35],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[36],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[37],"modular":[38],"3":[40],"library,":[41],"supporting":[42],"not":[43],"fast":[45],"communication,":[47],"but":[48],"also":[49],"allowing":[50],"direct":[51,61,105],"FPGA-to-FPGA":[52,106],"communication":[53],"which":[54],"fully":[55],"bypasses":[56],"memory":[58,64,111],"subsystem.":[59],"The":[60],"mode":[62],"saves":[63],"bandwidth":[65,112],"multicast":[67],"modes":[68],"permits":[70],"to":[71,99,115],"connect":[72],"multiple":[73],"FPGAs":[74],"in":[75],"various":[76],"software":[77],"defined":[78],"topologies.":[79],"We":[80],"show":[81],"benefits":[83],"of":[84,97],"JetStream":[85],"with":[86],"a":[87],"large":[88],"FIR":[89],"filter":[90],"spanning":[91],"four":[92],"FPGA":[93],"boards,":[94],"achieving":[95],"throughputs":[96],"up":[98,114],"7.09":[100],"GB/s":[101],"per":[102],"link.":[103],"Utilizing":[104],"transfers":[107],"reduces":[108],"required":[110],"75%.":[116]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}