{"id":"https://openalex.org/W2524902150","doi":"https://doi.org/10.1109/fpl.2016.7577325","title":"An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures","display_name":"An evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of FPGA architectures","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2524902150","doi":"https://doi.org/10.1109/fpl.2016.7577325","mag":"2524902150"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085763482","display_name":"Farheen Khan","orcid":"https://orcid.org/0000-0003-0158-0791"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Farheen Fatima Khan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068830776","display_name":"Andy Ye","orcid":"https://orcid.org/0000-0002-2959-5736"},"institutions":[{"id":"https://openalex.org/I530967","display_name":"Toronto Metropolitan University","ror":"https://ror.org/05g13zd79","country_code":"CA","type":"education","lineage":["https://openalex.org/I530967"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andy Ye","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Ryerson University, Toronto, Canada","institution_ids":["https://openalex.org/I530967"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5085763482"],"corresponding_institution_ids":["https://openalex.org/I530967"],"apc_list":null,"apc_paid":null,"fwci":1.1026,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.80622437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"11"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8270581364631653},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.7189974784851074},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.718608021736145},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7001070976257324},{"id":"https://openalex.org/keywords/ranking","display_name":"Ranking (information retrieval)","score":0.6556484699249268},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25367265939712524},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23270460963249207},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.18596869707107544}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8270581364631653},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.7189974784851074},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.718608021736145},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7001070976257324},{"id":"https://openalex.org/C189430467","wikidata":"https://www.wikidata.org/wiki/Q7293293","display_name":"Ranking (information retrieval)","level":2,"score":0.6556484699249268},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25367265939712524},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23270460963249207},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.18596869707107544},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577325","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577325","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1523051745","https://openalex.org/W1590281904","https://openalex.org/W2005602803","https://openalex.org/W2007049691","https://openalex.org/W2043780523","https://openalex.org/W2072249022","https://openalex.org/W2074599790","https://openalex.org/W2082947990","https://openalex.org/W2095258817","https://openalex.org/W2107701025","https://openalex.org/W2110681214","https://openalex.org/W2111427553","https://openalex.org/W2111756578","https://openalex.org/W2113645429","https://openalex.org/W2116094656","https://openalex.org/W2120428171","https://openalex.org/W2138840350","https://openalex.org/W2162628682","https://openalex.org/W2163599210","https://openalex.org/W6676627073"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W4323268213","https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W4242128654","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3170806431","https://openalex.org/W2357289797"],"abstract_inverted_index":{"This":[0],"work":[1],"provides":[2],"an":[3,111,202],"evaluation":[4],"on":[5],"the":[6,9,17,25,31,39,49,65,71,76,81,97,125,135,181,187,190,194,207,210,233],"accuracy":[7,66],"of":[8,21,67,84,100,116,128,138,143,150,189,206,209,232,236],"minimum":[10,182],"width":[11,183],"transistor":[12],"area":[13,20,28,34,83,99,127,137,184,222,235],"models":[14,58,185],"in":[15,164,177],"ranking":[16,231],"actual":[18,40,211,220],"layout":[19,82,98,126,136,221],"FPGA":[22,51,165,212,237],"architectures.":[23],"Both":[24],"original":[26,77],"VPR":[27,78],"model":[29,35,79,121],"and":[30,87,103,133],"new":[32],"COFFE":[33,120],"are":[36,154,160,174],"compared":[37],"against":[38,193],"layouts":[41,208],"with":[42,62],"up":[43],"to":[44,64,226],"3":[45],"metal":[46],"layers":[47],"for":[48,110,145],"various":[50],"building":[52,72,213],"blocks.":[53,73],"We":[54],"found":[55],"that":[56,171,179],"both":[57],"have":[59],"significant":[60,156],"variations":[61,153,197],"respect":[63],"their":[68,219],"predictions":[69],"across":[70],"In":[74],"particular,":[75],"overestimates":[80,124],"larger":[85],"buffers":[86,102],"full":[88,129],"adders":[89,130],"by":[90,105,131,140],"as":[91,93,106,108],"much":[92,107],"34%":[94],"while":[95],"underestimate":[96],"smaller":[101],"multiplexers":[104,139],"59%":[109],"overall":[112],"prediction":[113,147,195],"error":[114,148,196],"variation":[115,149],"93%.":[117],"The":[118],"newer":[119],"also":[122],"significantly":[123],"13%":[132],"underestimates":[134],"a":[141,146,228],"maximum":[142],"58%":[144],"71%.":[151],"Such":[152],"particularly":[155],"considering":[157],"sensitivity":[158],"analyses":[159,173],"not":[161],"routinely":[162],"performed":[163],"architectural":[166,191],"studies.":[167],"Our":[168],"results":[169],"suggest":[170],"such":[172],"extremely":[175],"important":[176],"studies":[178],"employing":[180],"so":[186,218],"tolerance":[188],"conclusions":[192],"can":[198,223],"be":[199,216,224],"quantified.":[200],"Furthermore,":[201],"open":[203],"source":[204],"version":[205],"blocks":[214],"should":[215],"created,":[217],"used":[225],"achieve":[227],"highly":[229],"accurate":[230],"implementation":[234],"architectures":[238],"built":[239],"upon":[240],"these":[241],"layouts.":[242]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}