{"id":"https://openalex.org/W2526885656","doi":"https://doi.org/10.1109/fpl.2016.7577307","title":"Improving the efficiency of PUF-based key generation in FPGAs using variation-aware placement","display_name":"Improving the efficiency of PUF-based key generation in FPGAs using variation-aware placement","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2526885656","doi":"https://doi.org/10.1109/fpl.2016.7577307","mag":"2526885656"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070600122","display_name":"Shrikant S Vyas","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shrikant Vyas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts Amherst"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003143294","display_name":"Naveen Kumar Dumpala","orcid":null},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Kumar Dumpala","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts Amherst"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012168703","display_name":"Russell Tessier","orcid":"https://orcid.org/0000-0003-0591-7566"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Russell Tessier","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts Amherst"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst","institution_ids":["https://openalex.org/I24603500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052791292","display_name":"Daniel Holcomb","orcid":"https://orcid.org/0000-0002-2052-9820"},"institutions":[{"id":"https://openalex.org/I24603500","display_name":"University of Massachusetts Amherst","ror":"https://ror.org/0072zz521","country_code":"US","type":"education","lineage":["https://openalex.org/I24603500"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel E. Holcomb","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Massachusetts Amherst"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst","institution_ids":["https://openalex.org/I24603500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24603500"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7844585180282593},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7513437867164612},{"id":"https://openalex.org/keywords/key-generation","display_name":"Key generation","score":0.582551121711731},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.5766937732696533},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5514543652534485},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5290906429290771},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.5160903334617615},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.5109850168228149},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.48511946201324463},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4324825704097748},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.43027663230895996},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.41894203424453735},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.41204211115837097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3736492693424225},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3600364923477173},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24811482429504395},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12595227360725403}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7844585180282593},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7513437867164612},{"id":"https://openalex.org/C163173736","wikidata":"https://www.wikidata.org/wiki/Q3308558","display_name":"Key generation","level":3,"score":0.582551121711731},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.5766937732696533},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5514543652534485},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5290906429290771},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.5160903334617615},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.5109850168228149},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.48511946201324463},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4324825704097748},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.43027663230895996},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.41894203424453735},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.41204211115837097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3736492693424225},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3600364923477173},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24811482429504395},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12595227360725403},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2016.7577307","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577307","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W42545666","https://openalex.org/W1539042579","https://openalex.org/W1977635655","https://openalex.org/W1995871244","https://openalex.org/W2032551902","https://openalex.org/W2052828598","https://openalex.org/W2084538882","https://openalex.org/W2088630761","https://openalex.org/W2090462732","https://openalex.org/W2104401100","https://openalex.org/W2126460975","https://openalex.org/W2130351941","https://openalex.org/W2141682861","https://openalex.org/W2146813141","https://openalex.org/W2155142975","https://openalex.org/W2171362348","https://openalex.org/W3145722221","https://openalex.org/W4243728653","https://openalex.org/W4251154776","https://openalex.org/W6658858456"],"related_works":["https://openalex.org/W3209932692","https://openalex.org/W2976888033","https://openalex.org/W2150843699","https://openalex.org/W4399263640","https://openalex.org/W2971718024","https://openalex.org/W2526756620","https://openalex.org/W4387129757","https://openalex.org/W4288278593","https://openalex.org/W4362564225","https://openalex.org/W2971795314"],"abstract_inverted_index":{"Reconfigurable":[0],"systems":[1],"often":[2],"require":[3],"secret":[4,32],"keys":[5,17,33,44,61,100],"to":[6,30,37,52,58,93,110,143],"encrypt":[7],"and":[8,126,196,213],"decrypt":[9],"data.":[10],"Applications":[11],"requiring":[12],"high":[13,48],"security":[14,41],"commonly":[15],"generate":[16],"based":[18,168],"on":[19,101,155,169],"physical":[20],"unclonable":[21],"functions":[22],"(PUFs),":[23],"circuits":[24],"which":[25],"use":[26],"random":[27,112],"manufacturing":[28],"variations":[29,113],"produce":[31],"that":[34,105,204],"are":[35],"unique":[36],"each":[38,115],"device.":[39],"The":[40,136],"of":[42,68,77,81,98,114,123,133,176,184,193],"PUF-based":[43,99,145],"comes":[45],"at":[46],"a":[47,156],"hardware":[49],"cost.":[50],"Due":[51],"the":[53,65,75,95,111,119,124,130,174,181,185,190,208],"need":[54],"for":[55,211],"error":[56,121,166],"correction":[57,167],"extract":[59],"reliable":[60],"from":[62],"noisy":[63],"PUFs,":[64],"total":[66],"cost":[67,76,97,132],"an":[69],"n-bit":[70],"key":[71,134],"far":[72],"exceeds":[73],"just":[74],"producing":[78],"n":[79],"bits":[80],"PUF":[82,91,107,212],"output.":[83],"In":[84],"this":[85],"work,":[86],"we":[87],"propose":[88],"variation-aware":[89,138,199],"intra-FPGA":[90],"placement":[92,139,195],"reduce":[94],"area":[96,209],"FPGAs.":[102],"We":[103,151,172],"show":[104],"placing":[106],"instances":[108],"according":[109],"chip":[116],"instance":[117],"reduces":[118,129,207],"bit":[120],"rate":[122],"PUFs":[125,163],"consequently":[127],"greatly":[128],"overall":[131],"generation.":[135],"proposed":[137,198],"approach":[140,154,178,192,206],"is":[141,202],"applicable":[142],"any":[144],"system":[146,187],"implemented":[147],"in":[148],"reconfigurable":[149],"logic.":[150],"demonstrate":[152],"our":[153,177,197,205],"Xilinx":[157],"Zynq-7000":[158],"Programmable":[159],"SoC":[160],"using":[161,189],"FPGA-specific":[162],"with":[164],"code-offset":[165],"BCH":[170],"codes.":[171],"quantify":[173],"effectiveness":[175],"by":[179,216],"comparing":[180],"implementation":[182],"costs":[183],"same":[186],"when":[188],"default":[191],"variation-agnostic":[194],"placement.":[200],"It":[201],"shown":[203],"required":[210],"error-correction":[214],"circuitry":[215],"about":[217],"50%":[218],"while":[219],"achieving":[220],"equivalent":[221],"reliability.":[222]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}