{"id":"https://openalex.org/W2526849555","doi":"https://doi.org/10.1109/fpl.2016.7577303","title":"Liquid: Fast placement prototyping through steepest gradient descent movement","display_name":"Liquid: Fast placement prototyping through steepest gradient descent movement","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2526849555","doi":"https://doi.org/10.1109/fpl.2016.7577303","mag":"2526849555"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2016.7577303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022394299","display_name":"Seppe Lenders","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Seppe Lenders","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["Department of Electronics and Information Systems, Ghent University, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Information Systems, Ghent University, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7375001907348633},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7208729982376099},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7152222394943237},{"id":"https://openalex.org/keywords/gradient-descent","display_name":"Gradient descent","score":0.5583310127258301},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5154024362564087},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.45223069190979004},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.4434365928173065},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.4410534203052521},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.44054752588272095},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.4345552623271942},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37741294503211975},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35941070318222046},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34981879591941833},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32155776023864746},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3212376832962036},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.25988030433654785},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.12801441550254822},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09369969367980957}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7375001907348633},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7208729982376099},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7152222394943237},{"id":"https://openalex.org/C153258448","wikidata":"https://www.wikidata.org/wiki/Q1199743","display_name":"Gradient descent","level":3,"score":0.5583310127258301},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5154024362564087},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.45223069190979004},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.4434365928173065},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.4410534203052521},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.44054752588272095},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.4345552623271942},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37741294503211975},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35941070318222046},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34981879591941833},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32155776023864746},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3212376832962036},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.25988030433654785},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.12801441550254822},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09369969367980957},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2016.7577303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2016.7577303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 26th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:8681248","is_oa":false,"landing_page_url":"http://hdl.handle.net/1854/LU-8681248","pdf_url":null,"source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2016 26TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL)","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.7799999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1673751684","https://openalex.org/W1986026297","https://openalex.org/W2023428606","https://openalex.org/W2037455559","https://openalex.org/W2075137913","https://openalex.org/W2114820519","https://openalex.org/W2124463612","https://openalex.org/W2936995161","https://openalex.org/W6761030284"],"related_works":["https://openalex.org/W4238897586","https://openalex.org/W435179959","https://openalex.org/W2619091065","https://openalex.org/W2059640416","https://openalex.org/W1490753184","https://openalex.org/W2284465472","https://openalex.org/W2291782699","https://openalex.org/W1993948687","https://openalex.org/W2000169967","https://openalex.org/W2029459574"],"abstract_inverted_index":{"FPGA":[0,29,66,196],"design":[1,10,84],"compilation":[2,20],"takes":[3],"too":[4],"much":[5],"time":[6,114],"to":[7,74,106,132,142,216],"allow":[8],"efficient":[9],"turnaround":[11],"times.":[12],"The":[13,112,189,201],"largest":[14],"runtime":[15,207],"consuming":[16,115],"steps":[17],"of":[18,117],"the":[19,28,40,83,92,122,144,147,193,206],"are":[21,71,197],"placement":[22,30,33,47,52,67,89,93,145,162,219],"and":[23,55,80,192],"routing.":[24],"To":[25],"speed":[26,81],"up":[27,82],"process,":[31],"analytical":[32,88,187,218],"techniques":[34,44,91],"have":[35],"become":[36],"more":[37],"popular":[38],"in":[39,48,151,159],"last":[41],"decade.":[42],"Analytical":[43],"produce":[45],"a":[46,51,56,98,108],"two":[49],"steps,":[50],"prototyping":[53,90],"step":[54,116],"refinement":[57],"step.":[58],"In":[59,86,166],"this":[60,135,182],"work":[61],"we":[62],"focus":[63],"on":[64,213],"fast":[65,76],"prototyping.":[68],"Placement":[69],"prototypes":[70],"also":[72],"used":[73,198],"obtain":[75],"accurate":[77],"timing":[78],"estimations":[79],"cycle.":[85],"conventional":[87,186,217],"problem":[94],"is":[95,102,120,129,140,157,171,204],"formulated":[96],"as":[97],"linear":[99,123],"system":[100],"which":[101],"solved":[103],"several":[104,173],"times":[105,174],"find":[107],"good":[109],"legal":[110],"placement.":[111,188],"most":[113],"that":[118,127,138,205],"process":[119],"solving":[121],"system.":[124],"We":[125,180],"show":[126],"it":[128,139],"not":[130],"necessary":[131],"exactly":[133],"solve":[134],"system,":[136],"but":[137],"sufficient":[141],"optimize":[143],"following":[146,175],"steepest":[148],"gradient":[149,178],"descent":[150],"between":[152],"legalization":[153],"phases.":[154],"This":[155],"technique":[156,184],"implemented":[158],"our":[160],"new":[161,183],"tool":[163],"called":[164],"Liquid.":[165],"Liquid":[167],"each":[168],"block's":[169],"position":[170],"updated":[172],"an":[176],"accelerated":[177],"simulation.":[179],"compare":[181],"with":[185],"Titan23":[190],"designs":[191],"Stratix":[194],"IV":[195],"for":[199],"benchmarking.":[200],"net":[202],"effect":[203],"can":[208],"be":[209],"reduced":[210],"by":[211],"2\u00d7":[212],"average":[214],"compared":[215],"without":[220],"losing":[221],"any":[222],"quality.":[223]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}