{"id":"https://openalex.org/W1616082491","doi":"https://doi.org/10.1109/fpl.2015.7294019","title":"Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators","display_name":"Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1616082491","doi":"https://doi.org/10.1109/fpl.2015.7294019","mag":"1616082491"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7294019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010007635","display_name":"Julian Oppermann","orcid":"https://orcid.org/0000-0002-8073-720X"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Julian Oppermann","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technical University of Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#"],"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101456347","display_name":"Ting Yu","orcid":"https://orcid.org/0000-0003-4348-2671"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Ting Yu","raw_affiliation_strings":["Parallel and Reconfigurable Computing Group, University of Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"Parallel and Reconfigurable Computing Group, University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088706361","display_name":"Oliver Sinnen","orcid":"https://orcid.org/0000-0002-1550-7416"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Oliver Sinnen","raw_affiliation_strings":["Parallel and Reconfigurable Computing Group, University of Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"Parallel and Reconfigurable Computing Group, University of Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010007635"],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":0.9942,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.7508085,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8286741375923157},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7335187792778015},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7128180265426636},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5342722535133362},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.518173098564148},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5037431120872498},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.503182590007782},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49845194816589355},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4663267433643341},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.43260711431503296},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4225034713745117},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4126115143299103},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3486824035644531},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.10121902823448181}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8286741375923157},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7335187792778015},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7128180265426636},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5342722535133362},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.518173098564148},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5037431120872498},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.503182590007782},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49845194816589355},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4663267433643341},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.43260711431503296},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4225034713745117},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4126115143299103},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3486824035644531},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.10121902823448181},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/fpl.2015.7294019","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294019","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:researchspace.auckland.ac.nz:2292/36376","is_oa":false,"landing_page_url":"http://hdl.handle.net/2292/36376","pdf_url":null,"source":{"id":"https://openalex.org/S7407055463","display_name":"ResearchSpace (University of Auckland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I154130895","host_organization_name":"University of Auckland","host_organization_lineage":["https://openalex.org/I154130895"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Item"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1491178396","https://openalex.org/W1884563702","https://openalex.org/W1969031936","https://openalex.org/W1973845444","https://openalex.org/W1974105099","https://openalex.org/W1981663184","https://openalex.org/W1984336411","https://openalex.org/W1985940938","https://openalex.org/W1993204154","https://openalex.org/W1994252796","https://openalex.org/W1998125620","https://openalex.org/W2015207398","https://openalex.org/W2030898836","https://openalex.org/W2038328463","https://openalex.org/W2077436409","https://openalex.org/W2099767007","https://openalex.org/W2114067856","https://openalex.org/W2130321115","https://openalex.org/W2133938042","https://openalex.org/W2146495017","https://openalex.org/W2153185479","https://openalex.org/W2161749893","https://openalex.org/W2167753650","https://openalex.org/W2169004268","https://openalex.org/W2170122529","https://openalex.org/W2292241658","https://openalex.org/W2752061190","https://openalex.org/W4246166885"],"related_works":["https://openalex.org/W2166021916","https://openalex.org/W1903431847","https://openalex.org/W1994884893","https://openalex.org/W1839177134","https://openalex.org/W4281926497","https://openalex.org/W2004001588","https://openalex.org/W2135482679","https://openalex.org/W2084005807","https://openalex.org/W2274562545","https://openalex.org/W2137686989"],"abstract_inverted_index":{"The":[0],"simulation":[1,74,98],"of":[2,10,46,59,115,168],"biomedical":[3],"models":[4,99,188],"often":[5],"requires":[6],"the":[7,29,44,57,93,97,112,131,139,183,202,207],"numerical":[8],"integration":[9],"ordinary":[11],"differential":[12],"equation":[13],"systems,":[14],"a":[15,51,63,144,194],"computationally":[16],"intensive":[17],"task":[18],"that":[19,143],"can":[20,38,68],"be":[21,40,69],"accelerated":[22],"well":[23],"by":[24,42,89,111,121,177],"deeply-pipelined":[25],"FPGA-based":[26],"accelerators.":[27],"Since":[28],"main":[30],"design":[31],"target":[32,203],"is":[33,107],"throughput,":[34],"larger":[35],"FPGA":[36,204],"devices":[37],"easily":[39],"exploited":[41],"scaling-up":[43],"number":[45],"parallel":[47],"datapath":[48,61],"instances":[49],"on":[50,138,201],"chip.":[52],"To":[53],"this":[54,83,87],"end,":[55],"reducing":[56],"area":[58,176],"each":[60],"becomes":[62],"key":[64],"optimisation.":[65],"High-level":[66],"synthesis":[67,164],"employed":[70],"to":[71,95,130,179,182,199],"generate":[72],"custom":[73],"accelerators":[75],"from":[76,101],"standardised":[77],"cell":[78,197],"descriptions":[79],"in":[80,165,190],"CellML.":[81],"In":[82],"work,":[84],"we":[85],"improve":[86],"process":[88],"inserting":[90],"LLVM":[91],"into":[92],"flow":[94],"pre-optimise":[96],"generated":[100],"CellML":[102],"for":[103,162,186,206],"hardware":[104,163],"synthesis.":[105],"This":[106],"achieved":[108],"not":[109],"only":[110],"selective":[113],"application":[114],"general-purpose":[116],"optimisation":[117,132],"passes,":[118],"but":[119],"also":[120],"adding":[122],"new":[123],"domain-specific":[124],"optimisations,":[125],"including":[126],"unsafe":[127],"floating-point":[128],"transformations,":[129],"flow.":[133],"We":[134],"investigate":[135],"their":[136],"effect":[137],"quality-of-results":[140],"and":[141,192],"show":[142],"novel":[145],"strategy":[146],"using":[147],"our":[148],"optimisations":[149],"outperforms":[150],"standard":[151],"strategies,":[152],"such":[153],"as":[154],"LLVM's":[155],"-Oz":[156],"(aggressive":[157],"size":[158],"reduction),":[159],"when":[160],"applied":[161],"99":[166],"out":[167],"146":[169],"example":[170],"models.":[171],"Our":[172],"approach,":[173],"which":[174],"reduces":[175],"up":[178],"25%,":[180],"leads":[181],"smallest":[184],"implementations":[185],"four":[187],"examined":[189],"detail,":[191],"allows":[193],"particularly":[195],"complex":[196],"model":[198],"fit":[200],"device":[205],"first":[208],"time.":[209]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-03-18T14:38:29.013473","created_date":"2025-10-10T00:00:00"}