{"id":"https://openalex.org/W4242953705","doi":"https://doi.org/10.1109/fpl.2015.7294018","title":"Scavenger: Automating the construction of application-optimized memory hierarchies","display_name":"Scavenger: Automating the construction of application-optimized memory hierarchies","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W4242953705","doi":"https://doi.org/10.1109/fpl.2015.7294018"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7294018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101767631","display_name":"Hsin-Jung Yang","orcid":"https://orcid.org/0000-0002-0990-7763"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hsin-Jung Yang","raw_affiliation_strings":["CSAIL, Massachusetts Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSAIL, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027505039","display_name":"Kermin Fleming","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Kermin Fleming","raw_affiliation_strings":["SSG, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SSG, Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["SSG, Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"SSG, Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000955555","display_name":"Felix Winterstein","orcid":"https://orcid.org/0000-0002-2525-0693"},"institutions":[{"id":"https://openalex.org/I2801994115","display_name":"European Space Agency","ror":"https://ror.org/03wd9za21","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2801994115"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Felix Winterstein","raw_affiliation_strings":["Ground Station Systems Division, European Space Agency"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Ground Station Systems Division, European Space Agency","institution_ids":["https://openalex.org/I2801994115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I1304085615","display_name":"Nvidia (United Kingdom)","ror":"https://ror.org/02kr42612","country_code":"GB","type":"company","lineage":["https://openalex.org/I1304085615","https://openalex.org/I4210127875"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["CSAIL, Massachusetts Institute of Technology","NVIDIA Research"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CSAIL, Massachusetts Institute of Technology","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"NVIDIA Research","institution_ids":["https://openalex.org/I1304085615"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8618725538253784},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5491176843643188},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5192968249320984},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.500647783279419},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.4908919930458069},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.47694864869117737},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.47573375701904297},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4669564664363861},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4568643271923065},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4496696889400482},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.43415719270706177},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4279968738555908},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42265474796295166},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.38578927516937256},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3800255358219147},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3704689145088196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3571139872074127},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.3375418782234192},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22308748960494995}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8618725538253784},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5491176843643188},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5192968249320984},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.500647783279419},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.4908919930458069},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.47694864869117737},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.47573375701904297},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4669564664363861},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4568643271923065},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4496696889400482},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.43415719270706177},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4279968738555908},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42265474796295166},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.38578927516937256},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3800255358219147},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3704689145088196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3571139872074127},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.3375418782234192},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22308748960494995},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2015.7294018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294018","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/10","score":0.41999998688697815,"display_name":"Reduced inequalities"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1963756414","https://openalex.org/W1970032753","https://openalex.org/W1992491248","https://openalex.org/W2013594929","https://openalex.org/W2022128349","https://openalex.org/W2093994565","https://openalex.org/W2094966716","https://openalex.org/W2095643031","https://openalex.org/W2097537332","https://openalex.org/W2112678088","https://openalex.org/W2127699991","https://openalex.org/W2137385009","https://openalex.org/W2161160262","https://openalex.org/W2166029537","https://openalex.org/W2604383488","https://openalex.org/W4240313904","https://openalex.org/W4251859441","https://openalex.org/W6640940112","https://openalex.org/W6833427410"],"related_works":["https://openalex.org/W2491097902","https://openalex.org/W4312264564","https://openalex.org/W2168550483","https://openalex.org/W2565280077","https://openalex.org/W4243576563","https://openalex.org/W3025845664","https://openalex.org/W2526783553","https://openalex.org/W1970751325","https://openalex.org/W321331545","https://openalex.org/W2145484885"],"abstract_inverted_index":{"High-level":[0],"abstractions":[1],"separate":[2],"algorithm":[3],"design":[4,56,152],"from":[5],"platform":[6,31,91],"implementation,":[7],"allowing":[8],"programmers":[9,24],"to":[10,29,42,71,89,147],"focus":[11],"on":[12,94,175],"algorithms":[13],"while":[14],"building":[15],"increasingly":[16],"complex":[17],"systems.":[18],"This":[19],"separation":[20],"also":[21],"provides":[22],"system":[23,167],"and":[25,61,160],"compilers":[26],"an":[27,105],"opportunity":[28],"optimize":[30],"services":[32],"for":[33,92,110,151],"each":[34],"application.":[35],"In":[36,100],"FPGAs,":[37],"this":[38,101],"platform-level":[39],"malleability":[40],"extends":[41],"the":[43,58,90,97,112],"memory":[44,51,65,81,84,117,129,149,166],"system:":[45],"unlike":[46],"general-purpose":[47],"processors,":[48],"in":[49,139],"which":[50],"hardware":[52],"is":[53],"fixed":[54],"at":[55],"time,":[57],"capacity,":[59],"associativity,":[60],"topology":[62],"of":[63,96,108,114],"FPGA":[64],"systems":[66],"may":[67,86,131],"all":[68,128],"be":[69,87,124],"tuned":[70],"improve":[72,169],"application":[73,76,171],"performance.":[74],"Since":[75],"kernels":[77],"often":[78],"use":[79,93],"few":[80],"resources,":[82],"substantial":[83],"capacity":[85],"available":[88],"behalf":[95],"user":[98],"program.":[99],"work,":[102],"we":[103,143],"perform":[104],"initial":[106],"exploration":[107],"methods":[109],"automating":[111],"construction":[113],"these":[115],"application-specific":[116],"hierarchies.":[118],"Although":[119],"exploiting":[120],"spare":[121],"resources":[122,130],"can":[123,168],"beneficial,":[125],"na\u00efvely":[126],"consuming":[127],"cause":[132],"frequency":[133],"degradation.":[134],"To":[135],"relieve":[136],"timing":[137],"pressure":[138],"large":[140],"BRAM":[141],"structures,":[142],"provide":[144],"microarchitectural":[145],"techniques":[146],"trade":[148],"latency":[150],"frequency.":[153],"We":[154],"demonstrate,":[155],"by":[156,173],"examining":[157],"both":[158],"hand-assembled":[159],"HLS-compiled":[161],"benchmarks,":[162],"that":[163],"our":[164],"application-optimized":[165],"pre-existing":[170],"runtime":[172],"25%":[174],"average.":[176]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}