{"id":"https://openalex.org/W1675140429","doi":"https://doi.org/10.1109/fpl.2015.7294016","title":"Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices","display_name":"Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1675140429","doi":"https://doi.org/10.1109/fpl.2015.7294016","mag":"1675140429"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7294016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research-information.bris.ac.uk/ws/files/59709959/Zynq_OpenCL.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000075032","display_name":"Mohammad Hosseinabady","orcid":"https://orcid.org/0000-0003-3989-4999"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Mohammad Hosseinabady","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005255540","display_name":"Jose Nunez\u2010Yanez","orcid":"https://orcid.org/0000-0002-5153-5481"},"institutions":[{"id":"https://openalex.org/I36234482","display_name":"University of Bristol","ror":"https://ror.org/0524sp257","country_code":"GB","type":"education","lineage":["https://openalex.org/I36234482"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jose Luis Nunez-Yanez","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Bristol, UK","Department of Electrical and Electronic Engineering University of Bristol, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering University of Bristol, UK","institution_ids":["https://openalex.org/I36234482"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000075032"],"corresponding_institution_ids":["https://openalex.org/I36234482"],"apc_list":null,"apc_paid":null,"fwci":1.991,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.85676879,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8916409015655518},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7547879219055176},{"id":"https://openalex.org/keywords/workgroup","display_name":"Workgroup","score":0.7429249286651611},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7402194738388062},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.6131863594055176},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5176666378974915},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.5175794363021851},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5085428953170776},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.47366055846214294},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.4300113022327423},{"id":"https://openalex.org/keywords/source-code","display_name":"Source code","score":0.4155541956424713},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36891913414001465},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2685643434524536},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2316587269306183},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15883374214172363},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09134143590927124}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8916409015655518},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7547879219055176},{"id":"https://openalex.org/C95423123","wikidata":"https://www.wikidata.org/wiki/Q622178","display_name":"Workgroup","level":2,"score":0.7429249286651611},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7402194738388062},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.6131863594055176},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5176666378974915},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.5175794363021851},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5085428953170776},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.47366055846214294},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.4300113022327423},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.4155541956424713},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36891913414001465},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2685643434524536},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2316587269306183},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15883374214172363},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09134143590927124},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/fpl.2015.7294016","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7294016","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},{"id":"pmh:oai:research-information.bris.ac.uk:publications/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","pdf_url":"https://research-information.bris.ac.uk/ws/files/59709959/Zynq_OpenCL.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:research-information.bris.ac.uk:publications/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","is_oa":true,"landing_page_url":"https://research-information.bris.ac.uk/en/publications/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","pdf_url":"https://research-information.bris.ac.uk/ws/files/59709959/Zynq_OpenCL.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Hosseinabady, M & Nunez-Yanez, J L 2015, Optimised OpenCL workgroup synthesis for hybrid ARM-FPGA devices. in 2015 25th International Conference on Field Programmable Logic and Applications (FPL 2015) : Proceedings of a meeting held 2-4 September 2015, London, United Kingdom., 7294016, International Conference on Field-programmable Logic and Applications Proceedings, Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/FPL.2015.7294016","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:research-information.bris.ac.uk:publications/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","is_oa":true,"landing_page_url":"https://hdl.handle.net/1983/4dd00a12-a5ed-4f2b-819c-b60a7e2e3866","pdf_url":"https://research-information.bris.ac.uk/ws/files/59709959/Zynq_OpenCL.pdf","source":{"id":"https://openalex.org/S4306400895","display_name":"Bristol Research (University of Bristol)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I36234482","host_organization_name":"University of Bristol","host_organization_lineage":["https://openalex.org/I36234482"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},"sustainable_development_goals":[{"score":0.5299999713897705,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G2657170112","display_name":null,"funder_award_id":"EP/L00321X/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1675140429.pdf","grobid_xml":"https://content.openalex.org/works/W1675140429.grobid-xml"},"referenced_works_count":10,"referenced_works":["https://openalex.org/W1537849868","https://openalex.org/W1976372309","https://openalex.org/W1991592471","https://openalex.org/W2000921084","https://openalex.org/W2070922326","https://openalex.org/W2131355383","https://openalex.org/W2399715892","https://openalex.org/W3103903655","https://openalex.org/W3149913012","https://openalex.org/W6679348852"],"related_works":["https://openalex.org/W624647371","https://openalex.org/W2168235705","https://openalex.org/W3149960746","https://openalex.org/W3130903168","https://openalex.org/W4281392303","https://openalex.org/W2096268347","https://openalex.org/W2156026376","https://openalex.org/W385597202","https://openalex.org/W1559015588","https://openalex.org/W4392500255"],"abstract_inverted_index":{"This":[0],"paper":[1,28],"presents":[2],"a":[3,17,49,76],"workgroup":[4,46],"synthesis":[5,47,92],"mechanism":[6],"to":[7,12,55,71,96,113,121],"compile":[8],"an":[9,67],"OpenCL":[10,23,63,68,82,125],"kernel":[11,83],"FPGA-based":[13],"accelerators":[14],"embedded":[15,43],"in":[16,26,42,116],"multi-core":[18],"CPU":[19],"system-on-a-chip":[20],"(SoC).":[21],"The":[22],"kernels":[24],"considered":[25],"this":[27],"exhibit":[29],"regular":[30],"data":[31,51],"access":[32,52],"patterns.":[33],"Coping":[34],"with":[35],"the":[36,45,57,62,73,81,98,102,117],"limited":[37],"amount":[38],"of":[39],"internal":[40],"memory":[41],"FPGAs,":[44],"utilises":[48],"novel":[50],"pattern":[53],"formulation":[54],"describe":[56],"parallelism":[58],"already":[59],"provided":[60],"by":[61],"kernels.":[64],"To":[65],"provide":[66],"framework":[69],"prototype":[70],"validate":[72],"proposed":[74],"technique,":[75],"source-to-source":[77],"compiler":[78],"that":[79],"transforms":[80],"into":[84,101],"C/C++":[85,99],"code":[86,100],"is":[87],"developed.":[88],"Then":[89],"vendor-specific":[90],"high-level":[91],"tools":[93],"are":[94],"used":[95],"convert":[97],"FPGA":[103,124],"bitstream.":[104],"Results":[105],"based":[106],"on":[107],"popular":[108],"real":[109],"applications":[110],"show":[111],"up":[112],"89.8%":[114],"improvement":[115],"execution":[118],"time":[119],"compared":[120],"other":[122],"commercial":[123],"implementations.":[126]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":5}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}