{"id":"https://openalex.org/W1613094071","doi":"https://doi.org/10.1109/fpl.2015.7293959","title":"SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems","display_name":"SysAlloc: A hardware manager for dynamic memory allocation in heterogeneous systems","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1613094071","doi":"https://doi.org/10.1109/fpl.2015.7293959","mag":"1613094071"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7293959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016879147","display_name":"Zeping Xue","orcid":null},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Zeping Xue","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081452934","display_name":"David B. Thomas","orcid":"https://orcid.org/0000-0002-9671-0917"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David B. Thomas","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Imperial College London, London, UK","Department of Electrical and Electronic Engineering, Imperial College, London, Uk"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College London, London, UK","institution_ids":["https://openalex.org/I47508984"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Imperial College, London, Uk","institution_ids":["https://openalex.org/I47508984"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I47508984"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7111220359802246},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5792381763458252},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38046130537986755},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.14680880308151245}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7111220359802246},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5792381763458252},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38046130537986755},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.14680880308151245}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2015.7293959","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293959","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1899349177","https://openalex.org/W1972648069","https://openalex.org/W1996027765","https://openalex.org/W2036525499","https://openalex.org/W2118420116","https://openalex.org/W2131821792","https://openalex.org/W2133408285","https://openalex.org/W2146307826","https://openalex.org/W2147847689","https://openalex.org/W2169370580","https://openalex.org/W4256282209","https://openalex.org/W6639498907"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W2382290278","https://openalex.org/W2478288626","https://openalex.org/W4391913857","https://openalex.org/W2350741829","https://openalex.org/W2530322880"],"abstract_inverted_index":{"System-on-chip":[0],"designs":[1],"are":[2],"increasingly":[3],"complex":[4],"and":[5,12,41,80,88,111,120,123,156,166,175],"dynamic,":[6],"with":[7,163],"many":[8],"IP":[9],"cores,":[10],"CPUs":[11],"off-chip":[13],"Memories":[14],"interconnected":[15],"via":[16],"shared":[17,85,115],"buses.":[18],"Static":[19],"allocation":[20,51,72,92,99,179],"of":[21,31,96,131,181,188],"RAM":[22],"resources":[23],"requires":[24],"designers":[25],"to":[26,37,55,82,103,128,136,171],"analyse":[27],"the":[28,94,139],"memory":[29,39,50,71,86,91,109,157],"needs":[30],"each":[32],"component,":[33],"which":[34,77,106],"can":[35,107,124,142],"lead":[36],"poor":[38],"efficiency,":[40],"is":[42,52,59,101],"infeasible":[43],"in":[44,63,93,159],"a":[45,68,84,114,160,176],"dynamically":[46],"changing":[47],"system.":[48],"Dynamic":[49],"one":[53],"solution":[54],"this":[56],"problem,":[57],"but":[58],"usually":[60],"only":[61],"supported":[62],"software.":[64,97],"We":[65,152],"propose":[66],"SysAlloc,":[67],"hardware-based":[69],"dynamic":[70,90],"scheme":[73],"for":[74,190],"heterogeneous":[75],"systems,":[76],"allows":[78,89],"software":[79,165],"hardware":[81,167],"access":[83],"allocator,":[87],"absence":[95],"Our":[98],"protocol":[100,155],"accessible":[102],"any":[104,129],"client":[105],"perform":[108],"reads":[110],"writes":[112],"over":[113],"bus,":[116],"including":[117],"software,":[118],"RTL,":[119],"HLS":[121],"clients,":[122,168,174],"scale":[125],"at":[126],"run-time":[127],"number":[130],"active":[132],"clients.":[133,192],"In":[134],"contrast":[135],"existing":[137],"designs,":[138],"proposed":[140],"allocator":[141],"manage":[143],"DDR-scale":[144],"memories":[145],"while":[146],"having":[147],"constant":[148],"FPGA":[149],"resource":[150],"utilisation.":[151],"evaluate":[153],"SysAlloc's":[154],"manager":[158],"Zynq":[161],"system":[162,178],"both":[164],"demonstrating":[169],"scaling":[170],"15":[172],"concurrent":[173],"peak":[177],"rate":[180],"1.36":[182],"million":[183],"allocations/second":[184],"when":[185],"managing":[186],"128MB":[187],"DDR":[189],"4":[191]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}