{"id":"https://openalex.org/W1669114967","doi":"https://doi.org/10.1109/fpl.2015.7293955","title":"Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow","display_name":"Synthesizable FPGA fabrics targetable by the Verilog-to-Routing (VTR) CAD flow","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1669114967","doi":"https://doi.org/10.1109/fpl.2015.7293955","mag":"1669114967"},"language":"en","primary_location":{"id":"doi:10.1109/fpl.2015.7293955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100444282","display_name":"Jin Hee Kim","orcid":"https://orcid.org/0000-0003-1986-4012"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jin Hee Kim","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jason H. Anderson","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","Dept. of Electrical and Computer Engineering, University of Toronto, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Toronto, ON, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":3.2941,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.92836394,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9099676609039307},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8716723918914795},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7567922472953796},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.7039607763290405},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6938928365707397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6484593749046326},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.639768123626709},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5921986699104309},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47127029299736023},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40697407722473145}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9099676609039307},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8716723918914795},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7567922472953796},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.7039607763290405},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6938928365707397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6484593749046326},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.639768123626709},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5921986699104309},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47127029299736023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40697407722473145},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/fpl.2015.7293955","is_oa":false,"landing_page_url":"https://doi.org/10.1109/fpl.2015.7293955","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 25th International Conference on Field Programmable Logic and Applications (FPL)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1887556625","https://openalex.org/W1977850862","https://openalex.org/W1989484081","https://openalex.org/W2016889342","https://openalex.org/W2054716548","https://openalex.org/W2109656299","https://openalex.org/W2112357703","https://openalex.org/W2119981612","https://openalex.org/W2121222579","https://openalex.org/W2121903852","https://openalex.org/W2130276110","https://openalex.org/W2138383740","https://openalex.org/W2139637699","https://openalex.org/W2155054753","https://openalex.org/W2164340799","https://openalex.org/W2184747457","https://openalex.org/W2297418419","https://openalex.org/W2558383080","https://openalex.org/W4246775085","https://openalex.org/W6676280906","https://openalex.org/W6680692090","https://openalex.org/W6686287247","https://openalex.org/W6730190348"],"related_works":["https://openalex.org/W4319430423","https://openalex.org/W4390224957","https://openalex.org/W4323831234","https://openalex.org/W2117342402","https://openalex.org/W2544043553","https://openalex.org/W4311839959","https://openalex.org/W2121309702","https://openalex.org/W2376218453","https://openalex.org/W2604877941","https://openalex.org/W2984236338"],"abstract_inverted_index":{"We":[0],"consider":[1],"implementing":[2],"FPGAs":[3],"using":[4,55],"a":[5,12,66,81,99,123],"standard":[6,50,118],"cell":[7],"design":[8,58],"methodology,":[9],"and":[10,53,84,90,111],"present":[11],"framework":[13,29,89],"for":[14,37,69],"the":[15,70,74,77,93],"automated":[16],"generation":[17],"of":[18,98,102],"synthesizable":[19,35],"FPGA":[20,26,40,78,104,113],"fabrics.":[21,105],"The":[22,44,87],"open-source":[23],"Verilog-to-Routing":[24],"(VTR)":[25],"architecture":[27],"evaluation":[28],"[1]":[30],"is":[31],"extended":[32],"to":[33,63,79,95],"generate":[34],"Verilog":[36,45],"its":[38],"in-memory":[39],"architectural":[41],"device":[42],"model.":[43],"can":[46],"be":[47],"synthesized":[48],"into":[49],"cells,":[51],"placed":[52,83],"routed":[54,85],"an":[56,107],"ASIC":[57],"flow.":[59],"A":[60],"second":[61],"extension":[62],"VTR":[64],"generates":[65],"configuration":[67],"bitstream":[68,75],"FPGA;":[71],"that":[72],"is,":[73],"configures":[76],"realize":[80],"user-provided":[82],"design.":[86],"proposed":[88],"methodology":[91],"opens":[92],"door":[94],"silicon":[96],"implementation":[97],"wide":[100],"range":[101],"VTR-modelled":[103],"In":[106],"experimental":[108],"study,":[109],"area":[110],"timing-optimized":[112],"implementations":[114],"in":[115],"65nm":[116,124],"TSMC":[117],"cells":[119],"are":[120],"compared":[121],"with":[122],"Altera":[125],"commercial":[126],"FPGA.":[127]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}